Indonesian Journal of Electrical Engineering and Computer Science
Vol 12, No 3: December 2018

Efficient H.264 Decoder Architecture using External Memory and Pipelining

G.R. Poornima (Visvesvaraya Technological University)
S C Prasanna Kumar (R V College of Engineering)



Article Info

Publish Date
01 Dec 2018

Abstract

A H.264 standard is one of the most popular coding standard with significant improvement in video broadcasting and streaming application. However it’s significant in compression but needs huge calculation and complex algorithm for providing better image quality and compression rate. In H.264 coding technique, designing of decoder is a key factor for efficient coding. In this paper we are designing a decoder using a complex input. We ensured several improvement like looping arrangement, buffer upgradation, buffer supplement, memory reusability and pipelining architecture. We have modified the memory structure also. Our designed decoder achieves a better frame decoding efficiency against state-of-art methods. The proposed approach also provides good area optimization with a maximum frequency of 355 MHz.

Copyrights © 2018