A 28 GHz 0.18-μm CMOS cascade power amplifier with reverse body bias technique

A. F. Hasan (Universiti Malaysia Perlis)
S. A. Z. Murad (Universiti Malaysia Perlis)
F. A. Bakar (Universiti Malaysia Perlis)

TELKOMNIKA (Telecommunication Computing Electronics and Control)
Vol 17, No 4: August 2019

A 28 GHz power amplifier (PA) using CMOS 0.18 μm Silterra process technology is reported. The cascade configuration has been adopted to obtain high Power Added Efficiency (PAE). To achieve low power consumption, the input stage adopts reverse body bias technique. The simulation results show that the proposed PA consumes 32.03mW and power gain (S21) of 9.51 dB is achieved at 28 GHz. The PA achieves saturated power (Psat) of 11.10 dBm and maximum PAE of 16.55% with output 1-dB compression point (OP1dB) 8.44 dBm. These results demonstrate the proposed power amplifier architecture is suitable for 5G applications.