Characterization and hierarchical static timing analysis of mixed-signal design

Sowmya K. B. (R V College of Engineering)
Thanushree M. (R V College of Engineering)

International Journal of Reconfigurable and Embedded Systems (IJRES)
Vol 10, No 1: March 2021

As the technology grows, the tendency to increase the data rate also increases. Clocks with higher frequencies have to be generated to meet the increased data rate. Any mismatch between the clock rate and data rate will lead to the capture of the wrong data. Hence performing timing analysis for any design to validate the capture of correct data plays a major role in any System on chip. This paper explains the procedure followed to perform timing analysis for any mixed-signal design.