Effect of integrated power and clock networks on combinational circuits

Rajeshwari Bhat (Galgotias University)
Mohammad Rashid Ansari (Galgotias University)
Ruqaiya Khanam (Sharda University)

International Journal of Reconfigurable and Embedded Systems (IJRES)
Vol 9, No 3: November 2020

Reduction of power consumption is necessary in a system on chip. To achieve this, power and clock networks can be integrated. This leads to a significant reduction in power consumption in a circuit. This paper explores the effect of such a network on various combinational circuits and compares the power consumption of these circuits with conventional combinational circuits. The combinational circuits which are powered by the proposed circuit consume lesser power as compared to conventional combinational circuits.