Low Power NAND Gate–based Half and Full Adder / Subtractor Using CMOS Technique

Angelo A. Beltran Jr. (Department of Electronics Engineering Adamson University)
Kristina Nones (Department of Electronics Engineering Adamson University)
Reina Louise Salanguit (Department of Electronics Engineering Adamson University)
Jay Bhie Santos (Department of Electronics Engineering Adamson University)
Jose Maria Rei Santos (Department of Electronics Engineering Adamson University)
Keith Joseph Dizon (Department of Electronics Engineering Adamson University)

Journal of Robotics and Control (JRC)
Vol 2, No 4 (2021): July

In recent years, low power consumption has been an important consideration for the design of system since there is a high demand for consumer electronics such as cellphones for a longer battery life. This paper presents the simulation of half adder, half subtractor, full adder, and the full subtractor. The presented circuit contains NAND gates combining the NMOS and PMOS. These CMOS circuitries has the advantage of lower voltage, lower power consumption, and higher energy efficiency. The NMOS and PMOS were bridge together to produce the desired output. This design provides the CMOS half adder, half subtractor, full adder, and full subtractor using the Tanner EDA software tool. The complete CMOS circuit schematic are described in this paper. The design methods and principles are described thereafter. Simulations have been done with the use of the Tanner EDA tool in a CMOS technology standard and response output was verified comparing the obtained waveform along with its truth table. In comparison with conventional logic truth table, T-Spice output simulation matches with theoretical expectations.