International Journal of Reconfigurable and Embedded Systems (IJRES)
Vol 14, No 1: March 2025

Central processing unit load reduction through application code optimization and memory management

Bhadrayya, Sowmya Kandiga (Unknown)
Ravishankar, Vishwas Bangalore (Unknown)



Article Info

Publish Date
01 Mar 2025

Abstract

Central processing unit (CPU) loading refers to the amount of processing power a CPU uses to execute a given set of commands or perform an exact task. Higher CPU load can lead to slower, sluggish performance, reduced lifespan, and reduced system stability. Using the CPU Load trace results, the performance bottlenecks can be identified and suitable methods can be adopted to reduce the load on the CPU. For an ideal embedded system, the CPU should be in idle state for around 70% of CPU usage time. In this paper, three types of optimization techniques are implemented, which include application code optimization, memory management, and implementing interrupt-driven data transfer. Application code can be optimized by getting rid of redundant code, duplicate functions and function inlining, function cloning which reduces the size of the code with increase in reusability. By moving the data, variables to data tightly coupled memory (DTCM) and instructions, functions to instruction tightly coupled memory (ITCM), the speed of the CPU increases which reduces the load on CPU. The conventional polling method which increases the CPU load can be reduced by implementing the same in interrupt-driven data transfer. The load on the CPU has reduced from 89.53% to 29.58%.

Copyrights © 2025






Journal Info

Abbrev

IJRES

Publisher

Subject

Economics, Econometrics & Finance

Description

The centre of gravity of the computer industry is now moving from personal computing into embedded computing with the advent of VLSI system level integration and reconfigurable core in system-on-chip (SoC). Reconfigurable and Embedded systems are increasingly becoming a key technological component ...