On-chip Generation of Functional Tests with Reduced Delay and Power

Hemanth Kumar Motamarri (University college of Engineering, JNTUK)
B. Leela Kumari (University college of Engineering, JNTUK)

Bulletin of Electrical Engineering and Informatics
Vol 6, No 1: March 2017

This paper describes different methods  on-chip test generation method for functional tests. The hardware was based on application of primary input sequences in order to allow the circuit to produce reachable states. Random primary input sequences were modeled to avoid repeated synchronization and thus yields varied sets of reachable states by implementing a decoder in between circuit and LFSR. The on-chip generation of functional tests require simple hardware and achieved high transition fault coverage for testable circuits. Further, power and delay can be reduced by using Bit Swapping LFSR (BS-LFSR). This technique yields less number of transitions for all pattern generation. Bit-swapping (BS) technique is less complex and more reliable to hardware miscommunications.