International Journal of Electrical and Computer Engineering
International Journal of Electrical and Computer Engineering (IJECE, ISSN: 2088-8708, a SCOPUS indexed Journal, SNIP: 1.001; SJR: 0.296; CiteScore: 0.99; SJR & CiteScore Q2 on both of the Electrical & Electronics Engineering, and Computer Science) is the official publication of the Institute of Advanced Engineering and Science (IAES). The journal is open to submission from scholars and experts in the wide areas of electrical, electronics, instrumentation, control, telecommunication and computer engineering from the global world.
Articles
115 Documents
Search results for
, issue
"Vol 10, No 4: August 2020"
:
115 Documents
clear
Leveraging graph-based semantic annotation for the identification of cause-effect relations
Susetyo Bagas Bhaskoro;
Inkreswari Retno Hardini
International Journal of Electrical and Computer Engineering (IJECE) Vol 10, No 4: August 2020
Publisher : Institute of Advanced Engineering and Science
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
Full PDF (778.095 KB)
|
DOI: 10.11591/ijece.v10i4.pp4352-4362
This research is related to language article in Indonesia that discuss about causality relationship research used as public health surveillance information monitoring system. Utilization of this research is suitability of feature selection, phrase annotation, paragraph annotation, medical element annotation and graph-based semantic annotation. Evaluation of system performance is done by intrinsic approach using the Naive Bayes Multinomial method. The results obtained sequentially for recall, precision and f-measure are 0.924, 0.905, and 0.910.
Energy cost savings based on the UPS
Phu Tran Tin;
Duy Hung Ha;
Minh Tran;
Quang Sy Vu
International Journal of Electrical and Computer Engineering (IJECE) Vol 10, No 4: August 2020
Publisher : Institute of Advanced Engineering and Science
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
Full PDF (905.075 KB)
|
DOI: 10.11591/ijece.v10i4.pp4237-4243
Energy-saving, improving energy efficiency, and finding a new efficient way to use energy are considered as an urgent problem in over the world. In this paper, we consider the economics of energy use in combination with energy storage units where two forms of electricity exist in the power system. Then the problem of optimizing the installation capacity (to optimize the investment costs for energy storage) is presented and investigated in connection with the conversion systems. The topic opens a very significant result, including the introduction of a mathematical model to calculate the simulation in optimizing the installation capacity of the equipment in the system, multi-source power, as well as voltage and power stability benefits.
Energy efficient power control for device to device communication in 5G networks
Mohamed Amine Charar;
Zouhair Guennoun
International Journal of Electrical and Computer Engineering (IJECE) Vol 10, No 4: August 2020
Publisher : Institute of Advanced Engineering and Science
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
Full PDF (944.081 KB)
|
DOI: 10.11591/ijece.v10i4.pp4118-4135
Next generation cellular networks require high capacity, enhanced energy efficiency and guaranteed quality of service (QoS). In order to meet these targets, device-to device (D2D) communication is being considered for future 5th generation especially for certain applications that require the proximity gain, the reuse gain, and the hop gain. In this paper, we investigate energy efficient power control for the uplink of an OFDMA (orthogonal frequency-division multiple access) single-cell communication system composed of both regular cellular users and device to device (D2D) pairs. Firstly, we analyze and mathematically model the actual requirements forD2D communications and traditional cellular links in terms of minimum rate and maximum power requirement. Secondly, we use fractional programming in order to transform the original problem into an equivalent concave one and we use the non-cooperative Game theory in order to characterize the equilibrium. Then, the solution of the game is given as a water-filling power allocation. Furthermore, we implement a distributed power allocation scheme using three ways: a) Fractional programming techniques b) Closed form expression (the novelty is the use of wright omega function). c) Inverse water filling. Finally, simulations in both static and dynamic channel setting are presented to illustrate the improved performance in term of EE, SE (spectral efficiency) and time of execution of the iterative algorithm (Dinkelbach) than the closed form algorithms.
Energy efficient chaotic whale optimization technique for data gathering in wireless sensor network
Sridhar R.;
N. Guruprasad
International Journal of Electrical and Computer Engineering (IJECE) Vol 10, No 4: August 2020
Publisher : Institute of Advanced Engineering and Science
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
Full PDF (643.084 KB)
|
DOI: 10.11591/ijece.v10i4.pp4176-4188
A Wireless Sensor Network includes the distributed sensor nodes using limited energy, to monitor the physical environments and forward to the sink node. Energy is the major resource in WSN for increasing the network lifetime. Several works have been done in this field but the energy efficient data gathering is still not improved. In order to amend the data gathering with minimal energy consumption, an efficient technique called chaotic whale metaheuristic energy optimized data gathering (CWMEODG) is introduced. The mathematical model called Chaotic tent map is applied to the parameters used in the CWMEODG technique for finding the global optimum solution and fast convergence rate. Simulation of the proposed CWMEODG technique is performed with different parameters such as energy consumption, data packet delivery ratio, data packet loss ratio and delay with deference to dedicated quantity of sensor nodes and number of packets. The consequences discussion shows that the CWMEODG technique progresses the data gathering and network lifetime with minimum delay as well as packet loss than the state-of-the-art methods.
Improved particle swarm optimization algorithms for economic load dispatch considering electric market
Tan Minh Phan;
Phu Trieu Ha;
Thanh Long Duong;
Thang Trung Nguyen
International Journal of Electrical and Computer Engineering (IJECE) Vol 10, No 4: August 2020
Publisher : Institute of Advanced Engineering and Science
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
Full PDF (446.44 KB)
|
DOI: 10.11591/ijece.v10i4.pp3918-3926
Economic load dispatch problem under the competitive electric market (ELDCEM) is becoming a hot problem that receives a big interest from researchers. A lot of measures are proposed to deal with the problem. In this paper, three versions of PSO method such as conventional particle swarm optimization (PSO), PSO with inertia weight (IWPSO) and PSO with constriction factor (CFPSO) are applied for handling ELDCEM problem. The core duty of the PSO methods is to determine the most optimal power output of generators to obtain total profit as much as possible for generation companies without violation of constraints. These methods are tested on three and ten-unit systems considering payment model for power delivered and different constraints. Results obtained from the PSO methods are compared with each other to evaluate the effectiveness and robustness. As results, IWPSO method is superior to other methods. Besides, comparing the PSO methods with other reported methods also gives a conclusion that IWPSO method is a very strong tool for solving ELDCEM problem because it can obtain the highest profit, fast converge speed and simulation time.
Unit vector template generator applied to a new control algorithm for an UPQC with instantaneous power tensor formulation, a simulation case study
Yeison Alberto Garcés Gómez;
Nicolás Toro García;
Fredy Edimer Hoyos
International Journal of Electrical and Computer Engineering (IJECE) Vol 10, No 4: August 2020
Publisher : Institute of Advanced Engineering and Science
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
Full PDF (857.198 KB)
|
DOI: 10.11591/ijece.v10i4.pp3889-3897
In this paper we present a new algorithm to generate the reference signals to control the series and parallel power inverters in an unified power quality conditioner “UPQC” to enhance power quality. The algorithm is based in the instantaneous power tensor formulation which it is obtained by the dyadic product between the instantaneous vectors of voltage and current in n-phase systems. The perfect harmonic cancelation algorithm “PHC” to estimate the current reference in a shunt active power filter was modified to make it hardy to voltage sags through unit vector template generation “UVGT” while from the same algorithm it extracts the voltage reference for series active power filter. The model was validated by mean of simulations in Matlab-Simulink®.
Artificial neural network based unity power factor corrector for single phase DC-DC converters
Hussain Attia
International Journal of Electrical and Computer Engineering (IJECE) Vol 10, No 4: August 2020
Publisher : Institute of Advanced Engineering and Science
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
Full PDF (927.348 KB)
|
DOI: 10.11591/ijece.v10i4.pp4145-4154
Due to the negative effects of the non-linear semiconductor devices and the passive electrical components (inductor and capacitor) in the converter circuits, and that are deteriorating the power factor (PF) and total harmonics distortion (THD) of grid current, this study proposes a novel unity PF correction controller based on a new algorithm of neural network to improve the performance of a single phase boost DC-DC converter with respect to the mentioned concerns. The controller guarantees stable load voltage. The PF corrector, firstly measures the phase shift between grid voltage and grid current waveforms, then through a new artificial neural network (ANN) algorithm, a suitable duty cycle is predicted to guide and control the converter to reduce the phase shift between grid voltage and grid current as possible to have maximum PF which is unity PF, and to improve the THD level of grid current. The proposed system is simulated and evaluated via Simulink of MATLAB, the simulation results are collected at constant duty cycle and at controlled duty cycle through the proposed PF controller using different loads. The presented PF controller guarantees the unity power factor, and enhances the grid alternating current THD.
Texture classification of fabric defects using machine learning
Yassine Ben Salem;
Mohamed Naceur Abdelkrim
International Journal of Electrical and Computer Engineering (IJECE) Vol 10, No 4: August 2020
Publisher : Institute of Advanced Engineering and Science
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
Full PDF (756.337 KB)
|
DOI: 10.11591/ijece.v10i4.pp4390-4399
In this paper, a novel algorithm for automatic fabric defect classification was proposed, based on the combination of a texture analysis method and a support vector machine SVM. Three texture methods were used and compared, GLCM, LBP, and LPQ. They were combined with SVM’s classifier. The system has been tested using TILDA database. A comparative study of the performance and the running time of the three methods was carried out. The obtained results are interesting and show that LBP is the best method for recognition and classification and it proves that the SVM is a suitable classifier for such problems. We demonstrate that some defects are easier to classify than others.
The effects of multiple layers feed-forward neural network transfer function in digital based Ethiopian soil classification and moisture prediction
Belete Biazen Bezabeh;
Abrham Debasu Mengistu
International Journal of Electrical and Computer Engineering (IJECE) Vol 10, No 4: August 2020
Publisher : Institute of Advanced Engineering and Science
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
Full PDF (378.485 KB)
|
DOI: 10.11591/ijece.v10i4.pp4073-4079
In the area of machine learning performance analysis is the major task in order to get a better performance both in training and testing model. In addition, performance analysis of machine learning techniques helps to identify how the machine is performing on the given input and also to find any improvements needed to make on the learning model. Feed-forward neural network (FFNN) has different area of applications, but the epoch convergences of the network differs from the usage of transfer function. In this study, to build the model for classification and moisture prediction of soil, rectified linear units (ReLU), Sigmoid, hyperbolic tangent (Tanh) and Gaussian transfer function of feed-forward neural network had been analyzed to identify an appropriate transfer function. Color, texture, shape and brisk local feature descriptor are used as a feature vector of FFNN in the input layer and 4 hidden layers were considered in this study. In each hidden layer 26 neurons are used. From the experiment, Gaussian transfer function outperforms than ReLU, sigmoid and tanh transfer function. But the convergence rate of Gaussian transfer function took more epoch than ReLU, Sigmoid and tanh.
Review of high-speed phase accumulator for direct digital frequency synthesizer
Abdulkareem Dawah Abbas
International Journal of Electrical and Computer Engineering (IJECE) Vol 10, No 4: August 2020
Publisher : Institute of Advanced Engineering and Science
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
Full PDF (667.6 KB)
|
DOI: 10.11591/ijece.v10i4.pp4008-4014
A review of high-speed pipelined phase accumulator (PA) is proposed in this paper. The detail explanation of ideas, methods and techniques used in previous researches to improve the PA throughput designs were surveyed. The Brent–Kung (BK) adder was modified in this paper to be applied in pipelined PA architecture. A comparison of different adder circuits, includes a modified BK, ripple carry adder (RCA), Kogge-Stone adder (KS) and other prefix adders were applied to architect the PA based on Pipeline technique. The presented pipelined PA design circuit with multiple frequency control word (FCW) and different adders were coded Verilog hardware description language (HDL) code, compiled and verified with field programmable gate array (FPGA) kit platform. The comparison result shows that the modified BK adder has fast performances. The shifted clocking technique is utilized in the proposed pipelined PA circuit to reduce the unwanted repetitive D-flip flop (DFF) registers (coming from the pipeline technique), while preserving the high speed.