Article Per Year (5 Year)
p-Index From 2021 - 2026
0.23
P-Index
This Author published in this journals
All Journal International Journal of Electrical and Computer Engineering
Ehsan Yazdian
Isfahan University of Technology
Computer Science & IT Electrical & Electronics Engineering

Published : 1 Documents Claim Missing Document
Claim Missing Document
Check
Articles

Found 1 Documents
Search

 1 
A chip level design of a multi-mode compressive sensing image sensor Zahra Sepehri; Sayed Masoud Sayedi; Ehsan Yazdian
International Journal of Electrical and Computer Engineering (IJECE) Vol 16, No 5: October 2026
Publisher : Institute of Advanced Engineering and Science

Show Abstract | Download Original | Original Source | Check in Google Scholar | DOI: 10.11591/ijece.v16i5.pp2393-2404

Abstract

This paper presents the full chip-level design of a multi-mode CMOS vision sensor, emphasizing the detailed implementation of its circuit architecture. The proposed chip incorporates our previously developed photodiode sensing array together with the on-chip design of control circuitry. By embedding these building blocks, the chip enables pixel-level compressive sensing and supports dual operation modes, allowing the transmission of image data in both compressed and non-compressed formats. In either mode, the sensor is capable of capturing both scene images and difference images between consecutive video frames, operating at a frame rate of 40 fps. A 64*64 vision chip is implemented using TSMC 0.18um standard CMOS technology. In the normal scene image mode, with compression (N-C) and  without compression (N-nC), the structure consumes 36.99uW and 37.09uW, respectively. Meanwhile, in the difference scene image mode, with compression (D-C) and  without compression (D-nC), it consumes 38.67uW and 38.75uW, respectively.
Co-Authors Sayed Masoud Sayedi Zahra Sepehri