Krishan Arora
Lovely Professional University, Punjab

Published : 2 Documents Claim Missing Document
Claim Missing Document
Check
Articles

Found 2 Documents
Search

Design of High performance and Low power Simultaneous Multi-Threaded Processor Krishan Arora; Paramveer Singh Gill; Parul Mehra
International Journal of Electrical and Computer Engineering (IJECE) Vol 3, No 3: June 2013
Publisher : Institute of Advanced Engineering and Science

Show Abstract | Download Original | Original Source | Check in Google Scholar | Full PDF (233.117 KB)

Abstract

In this paper, we present the design of a High Performance Multi-Threaded Processor. Processing of high quality images is inevitable in applications such as, HD TV, Gaming Multimedia, etc. which require a great processing power with low power consumption. This can be achived with multi-threaded processors which optimally utilises the Functional Units (Fus). The speed of processing is as good as multi-core processors with lesser area. A conflict resolver (CR) is designed for scheduling the instructions, which involves allocation of Fu. The data move instructions are in majority in any of the programs; the corresponding logic blocks are replicated and speed of execution is further improved. We illustrated for two-threaded processorHowever, it is possible to extend the design for any number of threads by suitably redesigning the CR, and also replicate Transfer Logic and CPU Registers.DOI:http://dx.doi.org/10.11591/ijece.v3i3.2530
Automatic Generation Control for Interconnected Hydro-thermal System with the help of Conventional Controllers Vikram Kumar Kamboj; Krishan Arora; Preeti Khurana
International Journal of Electrical and Computer Engineering (IJECE) Vol 2, No 4: August 2012
Publisher : Institute of Advanced Engineering and Science

Show Abstract | Download Original | Original Source | Check in Google Scholar | Full PDF (214.705 KB)

Abstract

The Problem of Automatic Generation Control of large interconnected multi-area system is necessitated by the importance of maintenance of frequency and tie-line flows at their scheduled values. Disturbance in any part of the power system network has its effect on the frequency and tie-line power flows of the entire network. Thus, It is the responsibility of the Power system engineers to ensure that adequate power is delivered to the load reliably and economically so that nominal condition will be re-established. This Research paper aims to represents how nominal value can be achieved by close loop control of real and reactive powers generated in the controllable source of the system with the help of conventional controllers.DOI:http://dx.doi.org/10.11591/ijece.v2i4.305