Article Per Year (5 Year)
p-Index From 2021 - 2026
0
P-Index
This Author published in this journals
All Journal Indonesian Journal of Electrical Engineering and Computer Science
Debaprasad Das
AU Silchar

Published : 1 Documents Claim Missing Document
Claim Missing Document
Check
Articles

Found 1 Documents
Search

 1 
A SoC-IP Core Test Data Compression Scheme based on Error Correcting Hamming Codes Sanjoy Mitra; Debaprasad Das
Indonesian Journal of Electrical Engineering and Computer Science Vol 12, No 3: December 2018
Publisher : Institute of Advanced Engineering and Science

Show Abstract | Download Original | Original Source | Check in Google Scholar | DOI: 10.11591/ijeecs.v12.i3.pp933-940

Abstract

As system-on-chip (SoC) integration is growing very rapidly, increased circuit densities in SoC have lead a radical increase in test data volume and reduction of this large test data volume is one of the biggest challenges in the testing industry. This paper presents an efficient test independent compression scheme primarily based on the error correcting Hamming codes. The scheme operates on the pre-computed test data without the need of structural information of the circuit under test and thus it is applicable for IP cores in SoC. Test vectors are equally sliced into the size of ‘n’ bits. Individual slices are treated as a Hamming codeword consisting of ‘p’ parity bits and ‘d’ data bits (n = d + p) and validity of each codeword is verified. If a valid slice is encountered’ data bits prefixed by ‘1’ are written to the compressed file, while for a non-valid slice all ‘n’ bits preceded by ‘0’ are written to the compressed file. Finally, we apply Huffman coding and RLE in order to improve the compression ratio further The efficiency of the proposed hybrid scheme is verified with the experimental outcomes and comparisons to existing compression methods suitable for testing of IP cores.
Co-Authors Sanjoy Mitra