Claim Missing Document
Check
Articles

Found 2 Documents
Search

Direct torque control of induction motor based on double-power-super-twisting sliding mode speed control for electric vehicle applications Mencou, Siham; Yakhelf, Majid Ben; Tazi, Elbachir
International Journal of Power Electronics and Drive Systems (IJPEDS) Vol 15, No 3: September 2024
Publisher : Institute of Advanced Engineering and Science

Show Abstract | Download Original | Original Source | Check in Google Scholar | DOI: 10.11591/ijpeds.v15.i3.pp1399-1409

Abstract

To improve the performance and energy efficiency of the direct torque control of induction motors used in electric vehicles a double-power-super-twisting sliding mode control (DPSTA SMC) strategy has been introduced in the closed speed loop. This strategy is based on the novel double-power-super-twisting algorithm (DPSTA), which combines the performance of the traditional super-twisting algorithm (STA) with the double power reaching law (DPRL). The stability of the algorithm has been proven using a quasi-quadratic Lyapunov function. The performances of the proposed DPSTA SMC controller have been compared with that of PI, fuzzy logic, and STA SMC controllers. Detailed simulations are carried out using MATLAB/Simulink software. The results demonstrate that this approach effectively improves tracking accuracy, system robustness and energy efficiency, while significantly reducing the chattering phenomenon.
Enhancing CAN Bus Security via Lightweight Hardware‑Based Identifier Randomization Darouiche, Mohammed Saad; Tazi, Elbachir
Automotive Experiences Vol. 9 No. 2 (2026)
Publisher : Universitas Muhammadiyah Magelang

Show Abstract | Download Original | Original Source | Check in Google Scholar | DOI: 10.31603/ae.15497

Abstract

The controller area network (CAN) communication protocol used in vehicles relies on fixed message identifiers, which makes it vulnerable against frame injection and replay attacks. This study proposes an efficient lightweight hardware method that randomizes the identifier while preserving the priority rules that control bus arbitration. The design is implemented in a hardware description language (Verilog) and uses a linear feedback shift register (LFSR) as the randomization engine. The upper four bits of the identifier are kept unchanged to retain priority, where the lower seven bits are randomized. The module supports reseeding from a cryptographically secure random source. However, for the baseline statistical evaluation, reseeding was intentionally disabled to measure the intrinsic distribution. The design was evaluated using Xilinx Vivado environment. Statistical analysis was performed on 8,188 randomized ID, achieving a Shannon entropy of 6.999978 bits (maximum 7), and a chi‑square goodness‑of‑fit test that showed no detectable deviation from a uniform distribution (  = 0.2482, -value ≈ 1). Synthesis to a Artix-7 field‑programmable device reported only 15 lookup tables and 23 flip-flops (<0.1% of resources), with a maximum operating frequency of 482 MHz, indicating a minimal hardware footprint. The mechanism was further validated on a physical CAN testbed confirming protection against replay and spoofing attempts, while the mechanism added no measurable bus or timing overhead. These results show that simple, hardware‑level identifier randomization can strengthen in‑vehicle communication while keeping arbitration behaviour intact and without requiring protocol changes.