Article Per Year (5 Year)
p-Index From 2021 - 2026
0.444
P-Index
This Author published in this journals
All Journal International Journal of Reconfigurable and Embedded Systems (IJRES)
Divakarachari, Parameshachari Bidare
Unknown Affiliation
Economics, Econometrics & Finance

Published : 2 Documents Claim Missing Document
Claim Missing Document
Check
Articles

Found 2 Documents
Search

 1 
Adaptive tunicate swarm optimization with partial transmit sequence for phase optimization in MIMO-OFDM Shaik, Abdul Lateef Haroon Phulara; Madhavan, Sowmya; Divakarachari, Parameshachari Bidare; de Prado, Rocío Pérez; Parameshwarappa, Paramesh Siddappa; Gowda, Kavitha Malali Vishveshwarappa
International Journal of Reconfigurable and Embedded Systems (IJRES) Vol 13, No 3: November 2024
Publisher : Institute of Advanced Engineering and Science

Show Abstract | Download Original | Original Source | Check in Google Scholar | DOI: 10.11591/ijres.v13.i3.pp528-541

Abstract

Multiple-input multiple-output (MIMO) and orthogonal frequency division multiplexing (OFDM) are widely utilized in wireless systems and maximum data rate communications. The MIMO-OFDM technology increases the efficiency of spectrum utilization. The peak-to-average-power ratio (PAPR) minimization in MIMO-OFDM is a complex task in wireless communications systems. In this research, an adaptive tunicate swarm optimization with partial transmit sequence (ATSO-PTS) algorithm is proposed for a reduction of PAPR in MIMO-OFDM. The nonsquare-matrix-based differential space time coding (N-DSTC) scheme is used for the encoding and decoding process of MIMO-OFDM. The N-DSTC encoding and decoding are linear error-correcting codes that are utilized for message transmission over noisy channels. The pre-specified quadrate phase shift keying (QPSK) symbol is deployed for the modulation and demodulation scheme. On the receiver side, the serial to parallel (S/P) conversion, and fast Fourier transform (FFT) are accomplished, alongside the received data bits being demodulated to obtain the output bits. The proposed ATSO-PTS method achieves better results according to performance metrices PAPR, bit error rate (BER) and signal-to-noise-ratio (SNR), with values of about 2.9, 0.01 and 0.025, respectively. This ensures superior results when compared to the existing methods of twin symbol hybrid optimization applied to partial transmit sequence (TSHO-PTS), selective level mapping and PTS (SLM-PTS), and particle swarm and grey wolf (PS-GW) with PTS, respectively.
Low-noise amplifier with pre-distortion architecture for ultra-wide band application in radio frequency Siddanna, Pradeep Kumar; Divakarachari, Parameshachari Bidare
International Journal of Reconfigurable and Embedded Systems (IJRES) Vol 14, No 1: March 2025
Publisher : Institute of Advanced Engineering and Science

Show Abstract | Download Original | Original Source | Check in Google Scholar | DOI: 10.11591/ijres.v14.i1.pp208-220

Abstract

Ultra-wide band (UWB) is a wireless technology deployed for transmitting data at high rates over short distances. Similar to Wi-Fi and Bluetooth, UWB is a radio frequency (RF) technology that operates via radio waves. To remove minor noise and glitches, low noise amplifier (LNA) is required because it amplifies weak signals without significantly adding noise. However, UWB has multiple frequencies that require coefficient change due to frequency variations. When low-pass filter (LPF) is employed to solve this, updates are necessary to manage delay and power because the LPF feedback is connected to LNA to increase delay and power consumption. In this research, LNA with a pre-distortion architecture is proposed to remove minor noises and small glitches. It is processed by using pre-distortion as an active component which reduces delay and power consumption in UWB. The pre-distortion process operates in the subthreshold voltage range by providing a transistor to each frequency as input, inturn effectively reducing the noise. The proposed LNA with pre-distortion architecture is developed on 180-nm complementary metal-oxide semiconductor (CMOS) technology using Cadense ASIC tool. The proposed architecture achieves a noise figure (NF) of 2.16 dB and less power consumption of 43.06×10-6 W when compared to the existing techniques namely, cascade amplifiers, W-band LNA, reflectionless receiver (RX), and broadband RF receiver front-end circuits.
Co-Authors de Prado, Rocío Pérez Gowda, Kavitha Malali Vishveshwarappa Madhavan, Sowmya Parameshwarappa, Paramesh Siddappa Shaik, Abdul Lateef Haroon Phulara Siddanna, Pradeep Kumar