Article Per Year (5 Year)
p-Index From 2020 - 2025
0.23
P-Index
This Author published in this journals
All Journal International Journal of Applied Power Engineering (IJAPE)
Namineni, Rishitha
Unknown Affiliation
Electrical & Electronics Engineering

Published : 1 Documents Claim Missing Document
Claim Missing Document
Check
Articles

Found 1 Documents
Search

 1 
Analysis and simulation of 7-level and 9-level cascaded H-bridge multi-level inverters Banka, Sujatha; Sunil Kumar, Chava; Salkuti, Surender Reddy; Bhupathiraju, Sai Sruthi; Balakishan, Kasoju Pragathi; Chaturya, Paipoti Pooja; Namineni, Rishitha
International Journal of Applied Power Engineering (IJAPE) Vol 14, No 1: March 2025
Publisher : Institute of Advanced Engineering and Science

Show Abstract | Download Original | Original Source | Check in Google Scholar | DOI: 10.11591/ijape.v14.i1.pp11-22

Abstract

Multi-level inverters (MLIs) have created a new revolution in high-power and medium-voltage applications in industry and research. In recent years, cascaded multi-level inverters have gained significant interest due to their ability to generate high-quality output waveforms with reduced total harmonic distortion (THD). This paper discusses the analysis and simulation of 7-level and 9-level cascaded H-bridge multi-level inverters using mathematical models and simulation tools. The proposed research puts emphasis on evaluating the performance and control strategies of these inverters. The control strategies, including pulse width modulation (PWM) techniques, are discussed in depth, with a focus on their effect on output waveform quality and reduction of THD. The simulation results are compared to showcase the advantages offered by the cascaded multi-level inverters in terms of waveform quality. The findings demonstrate the superior performance and power quality advantages offered by these multi-level inverters compared to traditional two-level inverters. Additionally, a passive LC filter is designed and implemented along with a multi-level inverter configuration that helps to keep the THD within the limits specified by IEEE standards.
Co-Authors Balakishan, Kasoju Pragathi Banka, Sujatha Bhupathiraju, Sai Sruthi Chaturya, Paipoti Pooja Salkuti, Surender Reddy Sunil Kumar, Chava