Article Per Year (5 Year)
p-Index From 2021 - 2026
0.23
P-Index
This Author published in this journals
All Journal Jurnal INFOTEL
Jonathan Wijaya
Unika Soegijapranata, Indonesia
Computer Science & IT Electrical & Electronics Engineering

Published : 1 Documents Claim Missing Document
Claim Missing Document
Check
Articles

Found 1 Documents
Search

 1 
Desain dan implementasi Arus Keluaran Zeta Penaik-Penurun Inverter Jembatan-H menggunakan STM32F407VET6 Jonathan Wijaya; Leonardus Heru Pratomo
JURNAL INFOTEL Vol 16 No 4 (2024): November 2024
Publisher : LPPM INSTITUT TEKNOLOGI TELKOM PURWOKERTO

Show Abstract | Download Original | Original Source | Check in Google Scholar | DOI: 10.20895/infotel.v16i4.1261

Abstract

The development of electrical power conversion equipment is increasing, along with the utilization of new and renewable energy sources. Power conversion equipment from DC to AC voltage, known as inverters, is extensively researched and implemented in this sector. These inverters commonly operate as step-down voltage in specific applications used as step-ups with limited operating ranges. A step-up-down inverter with a single power circuit is developed to overcome this issue. Still, the number of power switches used correlates with the complexity of its control strategy. This paper investigates a step-up-down inverter using the Zeta H-Bridge Inverter with the implementation of six power switches. Furthermore, this type of inverter is operated with a controlled output current utilizing the STM32VET407 microcontroller. The control method is derived based on possible operational modes. An HX10-P current sensor detects the output current. It maintains itself according to the current reference by installing a proportional-integral controller. The initial verification utilizes computational simulation with power simulator software, ensuring the system operates as intended. The final stage involves implementation in the laboratory and testing with standardized equipment. The test results meet the IEEE 519 standard, where the output current has a THD of 1.1%.
Co-Authors Leonardus Heru Pratomo