Article Per Year (5 Year)
p-Index From 2021 - 2026
0.23
P-Index
This Author published in this journals
All Journal International Journal of Informatics and Communication Technology (IJ-ICT)
Gaddikoppula, Ravikishore
Unknown Affiliation
Computer Science & IT

Published : 1 Documents Claim Missing Document
Claim Missing Document
Check
Articles

Found 1 Documents
Search

 1 
Optimized ultra-low power and reduced delay GNR Ternary SRAM using a 7-transistor architecture Gaddikoppula, Ravikishore; Muthu, Nandhitha Nathakattuvalasu
International Journal of Informatics and Communication Technology (IJ-ICT) Vol 14, No 3: December 2025
Publisher : Institute of Advanced Engineering and Science

Show Abstract | Download Original | Original Source | Check in Google Scholar | DOI: 10.11591/ijict.v14i3.pp1044-1055

Abstract

Greater need and evolution in electronics require a memory device that can go with a decreased power delay, SRAM plays an important role as a storage element in digital circuit design. Power and delay are vital problems faced by today’s RAM technology. It is necessary to lessen the power and increase the speed. There is a need to reduce power utilization and time delay. The proposed method is seen in the Electronics technical tool H-Spice technology. The technique proposed on DRG 7T- transistors SRAM consumes less power and delay. After the analysis and enhancement of the circuit, this approach gives the power delay product of the graphene nanoribbon (GNR) 7T SRAM as 80% at 0.7 V, 59% at 0.8 V, 34 % at 0.9 V, which is much less when compared to conventional SRAM power delay product.
Co-Authors Muthu, Nandhitha Nathakattuvalasu