An energy-aware system-on-chip architecture for intra prediction in HEVC standard

Abdessamad El Ansari (University of Sidi Mohammed Ben Abdellah Fez)
Anas Mansouri (University of Sidi Mohammed Ben Abdellah Fez)
Ali Ahaitouf (University of Sidi Mohammed Ben Abdellah Fez)

International Journal of Electrical and Computer Engineering
Vol 9, No 6: December 2019

High resolution 4K and 8K are becoming the more used in video applications. Those resolutions are well supported in the new HEVC standard. Thus, embedded solutions such as development of dedicated ystems-On-Chips (SOC) to accelerate video processing on one chip instead of only software solutions are commendable. This paper proposes a novel parallel and high efficient hardware accelerator for the intra prediction block. This accelerator achieves a high-speed treatment due to pipelined processing units and parallel shaped architecture. The complexity of memory access is also reduced thanks to the proposed design with less increased power consumption. The implementation was performed on the 7 Series FPGA 28 nm technology resources on Zynq-7000 and results show, that the proposed architecture takes 16520 LUTs and can reach 143.65 MHz as a maximum frequency and it is able to support the throughput of 3840×2160 sequence at 90 frames per second.