Design of Mesh and Torus Topologies for Network-On-Chip Application

Sonal S. Bhople (B.D.C.E. Sewargram, Wardha(M.S.))
M. A. Gaikwad (B.D.C.E. Sewargram, Wardha(M.S.))

International Journal of Reconfigurable and Embedded Systems (IJRES)
Vol 2, No 2: July 2013

Network-on-Chip (NoC) is a general purpose on-chip communication concept that offers high throughput, which is the basic requirement to deal with complexity of modern systems. In Network on chip topology design is one of the significant factors that affect the net delay of the system. In this paper mesh topology and torus topology are compared in terms of network delay for a given NOC application using Xillinc 9.1c.