cover
Contact Name
Aristo
Contact Email
aristo90c@gmail.com
Phone
+6281341300747
Journal Mail Official
foristekelektro@gmail.com
Editorial Address
Laboratorium Studio Lt. 2 Jurusan Teknik Elektro Fakultas Teknik UNTAD Palu, Sulawesi Tengah 94118
Location
Kota palu,
Sulawesi tengah
INDONESIA
Foristek
Published by Universitas Tadulako
ISSN : 20878729     EISSN : 25797174     DOI : https://doi.org/10.54757
Foristek is a scientific journal published with the aim of facilitating academics and researchers to publish their research results in the field of Innovation electrical engineering. Journal of the Electrical and Information Engineering Forum (Foristek) is a journal published by the Department of Electrical Engineering, Tadulako University. Foristek began publication on September 2, 2011 and published regularly twice a year in May and November.
Articles 7 Documents
Search results for , issue "Vol. 3 No. 1 (2013): Foristek" : 7 Documents clear
PERANCANGAN MODEL INTERAKSI TANGAN VIRTUAL DALAM DUNIA AUGMENTED REALITY Yuri Yudhaswana Joefrie
Foristek Vol. 3 No. 1 (2013): Foristek
Publisher : Foristek

Show Abstract | Download Original | Original Source | Check in Google Scholar

Abstract

This research promoted the topic concerning the interaction technique using virtual hand in Augmented Reality environment (AR). AR uses tracker library that use marker to know the human gesture. With the kind of interaction i.e. manipulation of the model, manipulation of the street, button pressing, and duplicate the model, virtual hand could become an alternative in augmented reality’s environment. This study produces that to do all the kind of interaction stated above, we only need two finger to interact with. At the end, this virtual hand aimed to able to do such a basic interaction in the world of augmented reality.
DESIGN IMPROVEMENT OF A PNEUMATIC PISTON USING DESIGN FOR ASSEMBLY (DFA) METHOD, A CASE STUDY Mustofa Mustofa; Kristian Selleng
Foristek Vol. 3 No. 1 (2013): Foristek
Publisher : Foristek

Show Abstract | Download Original | Original Source | Check in Google Scholar

Abstract

Teknik desain assembly (DFA) sudah lama dan sering digunakan pada industry untuk meningkatkan kualitas, mengurangi biaya, dan memperpendek waktu siklus proses manufaktur dari komponen dan produk. Paper ini bertujuan untukmeningkatkan efisiensi dari piston pneumatic dengan mendesain ulang masing-masing komponen produk dalamhubungannya dengan waktu handling, inserting dan assembling. Dengan kata lain, beberapa modifikasi termasuksejumlah komponen, pergantian material, dan waktu assembly. Efisiensi dari komponen produk yang dibuat meningkat secara signifikan dari 25,9% ke 67,45%. Efisiensi komponen tersebut meningkat dengan kenaikan hampir 50 % yang menghasilkan sisi ekonomi produk di pasaran.
PERBAIKAN KUALITAS TEGANGAN MENGGUNAKAN DYNAMIC VOLTAGE RESTORER (DVR) Winarso Winarso
Foristek Vol. 3 No. 1 (2013): Foristek
Publisher : Foristek

Show Abstract | Download Original | Original Source | Check in Google Scholar

Abstract

Dynamic Voltage Restorer is one of quality solution methods of electric power that is used to recover drop voltage (sag) by injecting voltage to the network. Injection of minimum power method is minimum active power supplied to the load as compensation of sag. Thus, it can stabilize load voltage. The aim of this research is to maintain voltage magnitude constantly in the sensitive load location, when fault occur. In tackling sag and swell problems, DVR can solve balance and unbalance conditions by injecting appropriate voltage component. Therefore, the normal condition at source voltage can be achieved as soon as possible. DVR Control produces fast and accurate response that lead to an accurate solution increasing quality of electric power system caused by sag. Sag can disturb performance of sensitive equipments. MATLAB-SIMULINK withtoolbox of electric power system will be utilized in simulation process.
EVALUASI PENGARUH CUACA TERHADAP KEANDALAN SISTEM DISTRIBUSI Wahri Sunanda
Foristek Vol. 3 No. 1 (2013): Foristek
Publisher : Foristek

Show Abstract | Download Original | Original Source | Check in Google Scholar

Abstract

System distribution has used 13 of loads with source of generation from substation. It will be simulated on EDSA Technical 2005 in bad weather that occur in system during one month. Probability of bad weather occurance is 8,33%/year with failure rate almost twice than normal condition, about 2000%. The result shows that weather contributes significant influence for reliability of distribution system although the bad weather happened in short time.
SIMULASI DAN ANALISIS ERROR KOMPUTASI FFT WINOGRAD 16-TITIK MENGGUNAKAN XILINX ISE 10.1I Irma Yulia Basri
Foristek Vol. 3 No. 1 (2013): Foristek
Publisher : Foristek

Show Abstract | Download Original | Original Source | Check in Google Scholar

Abstract

Weakness data processing using analog processors are less efficient because if there is an error in the design of a systemusing an analog processor, the hardware of the system should be redesigned. Processing of analog signals using digital processor has several advantages such as efficient and easy to modify the system are made, without requiring hardware redesign as well as in the design of analog systems. Errors in the design of digital circuits in the processor only requires modification program, without having to change the hardware. Modifications can be done anywhere, without demanding we must be in the laboratory. Fast Fourier Transform (FFT) is a computational algorithm that is used for digital data processing such as in the field of image, music, and satellite. Winograd FFT 16 point multiplier, multiplier consists of 6 pieces in the form of fractions. Design of FFT multiplier in Xilinx ISE 10.1i could do with changing fractions menajdi integers and then converted into a number by logic 1 and 0. Changing fractions into an integer will give different computational results compared with the original computation using a multiplier of FFT. The shift results enormous computing will result in lost / loss information can be conveyed from the processed data. To that end, researchers tried to simulate and analyze the computational error rate of 16 point Winograd FFT processor using Xilinx ISE 10.1i. The results showed average percentage error computational simulations using FFT 16 point Xilinx Ise 10.1i compare with Matlab is 6.67% (first trial) and 4:48% (second trial). This error occurs because the processor does not allow the FPGA digital display numbers in a real number.
PERENCANAAN ARSITEKTUR ENTERPRISE SISTEM INFORMASI PADA KANTOR OTORITAS PELABUHAN PENYEBERANGAN (KOPP) DITJEN PERHUBUNGAN DARAT Yasmi Afrizal
Foristek Vol. 3 No. 1 (2013): Foristek
Publisher : Foristek

Show Abstract | Download Original | Original Source | Check in Google Scholar

Abstract

Network Planning and infrastructure development at Kantor Otoritas Pelabuhan Penyeberangan (KOPP) has not reach mature level and causing overlap for Information Technology (IT) investment, unclear goals and it become less optimal. Therefore transportation ministry has to design a blue print of network infrastructure to achieve IT Governance and E – Governance strategy. Scope of this research is to design information system enterprise architecture at land tansportation directorat of KOPP to develop infrastructure for head office. Enterprise Architecture Planning (EAP) is a methode used for designing its infrastructure that has ability to define architecture process to use information for businees supporting and provide plan to implement the architecture. EAP blue print used to build and it helped KOPP to solve problem in architecture information system planning especially for application infrastructure component, data infrastructure and network infrastructure.
PEMANFAATAN USB KONVERTER KE RS-485DAN MIKROKONTROLER AVR ATTINY2313 PADA SISTEM POLLING Maryantho Masarrang
Foristek Vol. 3 No. 1 (2013): Foristek
Publisher : Foristek

Show Abstract | Download Original | Original Source | Check in Google Scholar

Abstract

Almost people in Indonesia ever seen quiz who wants to be millionaire. That quiz is sometimes using a polling method to get the right answer. Audience at studio must help a quiz’s participant by using keypad to get a right answer. Audience must push the button of keypad where there is choice of answers. After that the answer will be display in a bar graph of percent. Thiscalled electronic polling system. With the aim of the research is to design and build a polling system with 6 slave-based serialRS-485, USB and microcontroller RISC and design and build a control system based serial RS-485, USB and microcontroller RISC efficient. The method used in this research is to study the reference, namely collecting materials that can be used as a reference, observation and study references required, inventory problems and needs in the design and manufacture, designand manufacture of hardware, software design and manufacturing, and perform testing. RS-485 is standard for communication with very long cable. This standard can use cable almost 1,2 Km long. RS-485 is very unique, this standard using master slave method. So only the master can control slave. Slave is using a microcontroller to manage data. AVR ATtiny2313 is a goodmicrocontroller for slave. This is microcontroller very small and very fast. Base from design, implementation and test result indication implement of RS-485 at polling system can be handle of case distance between master and slave. Beside that not only one slave can be connected to master

Page 1 of 1 | Total Record : 7