Article Per Year (5 Year)
p-Index From 2021 - 2026
0
P-Index
This Author published in this journals
All Journal International Journal of Electrical and Computer Engineering
Abu Sayeed Ahsanul Huque
University of Tabuk, KSA
Computer Science & IT Electrical & Electronics Engineering

Published : 1 Documents Claim Missing Document
Claim Missing Document
Check
Articles

Found 1 Documents
Search

 1 
Achieving Pull-in Avoiding Cycle Slip Using Second-order PLLs Abu Sayeed Ahsanul Huque
International Journal of Electrical and Computer Engineering (IJECE) Vol 4, No 2: April 2014
Publisher : Institute of Advanced Engineering and Science

Show Abstract | Download Original | Original Source | Check in Google Scholar | Full PDF (529.084 KB)

Abstract

Synchronization is an essential process and one of the first tasks of the receiver in case of coherent communications as well synchronous digital data transfer. The phase lock loop (PLL), which employs the error tracking technique, has been a very popular way to implement this synchronizer since the early 1930s. A phenomenon called cycle slip occurs when the number of cycles present in the transmitted carrier (clock) differs from that of the recovered carrier (clock) at the receiver. The cycle slip can be very detrimental to some applications such as frequency modulated communications systems (FSK, multi-carrier etc.), burst digital data transfer, training pulse retrieval, and so on. This paper presents a remedy to avoid the cycle slip by using properly designed second-order Type II PLL.DOI:http://dx.doi.org/10.11591/ijece.v4i2.5048
Co-Authors