Article Per Year (5 Year)
p-Index From 2021 - 2026
0
P-Index
This Author published in this journals
All Journal ASEAN Journal on Science and Technology for Development
Md. Shabiul Islam
Faculty of Engineering, Multimedia University, 63100 Cyberjaya
Biochemistry, Genetics & Molecular Biology Chemical Engineering, Chemistry & Bioengineering Computer Science & IT Mathematics

Published : 1 Documents Claim Missing Document
Claim Missing Document
Check
Articles

Found 1 Documents
Search

 1 
DESIGN AND IMPLEMENTATION OF A VHDL PROCESSOR FOR DCT BASED IMAGE COMPRESSION Md. Shabiul Islam; M.S. Bhuyan; M. Salim Beg; Masuri Othman
ASEAN Journal on Science and Technology for Development Vol. 24 No. 4 (2007): ASEAN Journal on Science and Technology for Development (AJSTD)
Publisher : Universitas Gadjah Mada

Show Abstract | Download Original | Original Source | Check in Google Scholar | Full PDF (434.912 KB) | DOI: 10.29037/ajstd.211

Abstract

This paper describes the design and implementation of a VHDL processor meant for performing 2D-Discrete Cosine Transform (DCT) to use in image compression applications. The design flow starts from the system specification to implementation on silicon and the entire process is carried out using an advanced workstation based design environment for digital signal processing. The software allows the bit-true analysis to ensure that the designed VLSI processor satisfies the required specifications. The bit-true analysis is performed on all levels of abstraction (behavior, VHDL etc.). The motivation behind the work is smaller size chip area, faster processing, reducing the cost of the chip
Co-Authors M. Salim Beg M.S. Bhuyan Masuri Othman