Article Per Year (5 Year)
p-Index From 2021 - 2026
0.23
P-Index
This Author published in this journals
All Journal International Journal of Power Electronics and Drive Systems (IJPEDS)
Enas Dawood Hassan
University of Diyala
Control & Systems Engineering Electrical & Electronics Engineering

Published : 1 Documents Claim Missing Document
Claim Missing Document
Check
Articles

Found 1 Documents
Search

 1 
A new flying capacitor multilevel converter topology with reduction of power electronic components Rokan Ali Ahmed; Enas Dawood Hassan; Adham Hadi Saleh
International Journal of Power Electronics and Drive Systems (IJPEDS) Vol 14, No 2: June 2023
Publisher : Institute of Advanced Engineering and Science

Show Abstract | Download Original | Original Source | Check in Google Scholar | DOI: 10.11591/ijpeds.v14.i2.pp1011-1023

Abstract

High power capacity and reliability are characteristics of multilevel inverters. The using a collection of DC sources can produce a terminal voltage that is very close to sinusoidal. The power quality can be improved by adding more levels, but this makes the control system more complicated and expensive. The number of power components in a multilevel inverter has been studied for decades. So, research needs to be done on multilevel inverter configurations to find ways to add levels with fewer power switches than with traditional topologies and those that have already been proposed. In this research, a new power-efficient arrangement of a flying-capacitor inverter is introduced. In order to illustrate the suggested topology, a seven-level multilevel inverter is constructed and demonstrated in a simplified form. Fewer power components, including power switches, capacitors, and gate driver circuits, are required in this topology than in other topologies described in the recent literature, which is one of its main advantages. The improvement mentioned above can be seen in the way this topology works, which is shown by the characteristics of the circuit. MATLAB/Simulink R2021a is used to simulate and verify the circuit to ensure the proposed topology is correct.
Co-Authors Adham Hadi Saleh Rokan Ali Ahmed