Article Per Year (5 Year)
p-Index From 2021 - 2026
0.23
P-Index
This Author published in this journals
All Journal International Journal of Reconfigurable and Embedded Systems (IJRES)
Pandeshwara, Prakash Tunga
Unknown Affiliation
Economics, Econometrics & Finance

Published : 1 Documents Claim Missing Document
Claim Missing Document
Check
Articles

Found 1 Documents
Search

 1 
Design of medium grain integrated clock gater for low power clock network Nagaraja, Shylashree; Sathisha, Abhinav; Shivaraj, Mamatha Aruvanalli; Nanjundappa, Latha Bavikatte; Pandeshwara, Prakash Tunga
International Journal of Reconfigurable and Embedded Systems (IJRES) Vol 14, No 1: March 2025
Publisher : Institute of Advanced Engineering and Science

Show Abstract | Download Original | Original Source | Check in Google Scholar | DOI: 10.11591/ijres.v14.i1.pp117-125

Abstract

The very large scale integration (VLSI) applications were mainly dependent on area, reliability, and cost rather than power. The power-increasing demand was mainly due to the latest growth of electronic products such as portable mobile phones, laptops, and other devices that needs high speed and low power consumption. The power analysis provides insights on the switching activity of various sequential logic and thus would help early power optimization approaches to be incorporated in the design flow. The medium grain integrated clock gater insertion will help with synthesis flows for other low-power techniques to be applied. The power analysis is performed with a physically driven synthesis network for both leakage and dynamic. The power analysis revealed that medium grain clock gaters help with finer granularity of the clock gating principle thus improving gating efficiency. The medium grain clock gating techniques help the tool understand the activities of various sinks thus helping in the insertion of fine gaters as well. For a single medium grain clock gater, the power savings obtained were 41.37% and 79.35% without and with fine gater insertion respectively while cloning of the medium gaters resulted in 45.1% and 67.4% power savings without and with fine gater insertion respectively. The fine-grain integrated clock gating insertion incurred a maximum of 14.7% increased gate count.
Co-Authors Nagaraja, Shylashree Nanjundappa, Latha Bavikatte Sathisha, Abhinav Shivaraj, Mamatha Aruvanalli