Articles
65 Documents
Search results for
, issue
"Vol 20, No 2: November 2020"
:
65 Documents
clear
Clotting detection in the vascular network
Shatha A. Salman;
Abeer H. Abd-Almeer
Indonesian Journal of Electrical Engineering and Computer Science Vol 20, No 2: November 2020
Publisher : Institute of Advanced Engineering and Science
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/ijeecs.v20.i2.pp1103-1108
A lot of side effects accusers which the humans have suffered from a scan either by CT phrases, rays and magnetic resonance. Different methods were used to eliminate these affects depends on segmentation of vascular networks then represents it as a graph, where the intersection of the vessel as a vertex and the line between them as an edge. The place of the clot can be found by representing the weight of each edge as the amount of the blood in the vessel. Sign the place; if the amount is less than the normal flux that represents thrombosis. An algorithm in a graph theory is used to find the minimum distance, if more than one thrombosis exists to reach the nearest one and sign it alternately.
Implementation of the electronic sector of the satellite camera and image contrast enhancement
Majid Zarie;
Jafar Khalilpour;
Farhad Sadeghi Almaloo
Indonesian Journal of Electrical Engineering and Computer Science Vol 20, No 2: November 2020
Publisher : Institute of Advanced Engineering and Science
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/ijeecs.v20.i2.pp690-703
The purpose of this paper is to design and implement the electronic sector of satellite camera on the basis of systematic calculations as well as presenting the general and detailed block diagram. The main parts of the designed camera consist of four units named “optics, detector, processors, and memory” that can work in one of three modes: real-time, storage and storage-send. Verification of the simulation and practical results are shown completely by receiving images. According to the conditions of the satellite imaging, in most cases, there is a need to improve the image quality. A very important feature in the satellite images is contrast enhancement. In the following, a powerful contrast enhancement algorithm is proposed based on histogram equalization method called the “entropy-based triple dynamic clipped histogram equalization” (ETDCHE). One of the strengths of this paper is using images with diverse variations in brightness. Such that by producing clear images and by preserving maximum details this overcomes the adverse lighting conditions and leads to natural enhancement of the output images. Also, the performance assessment of the proposed method in terms of the average information content reflects the considerable superiority of the proposed algorithm compared to the previously presented methods based on histogram equalization.
A comparative study of hyperspectral unmixing using different algorithm approaches
Ain Zat Mohd Yusof;
Redzuan Abdul Manap;
Abdul Majid Darsono
Indonesian Journal of Electrical Engineering and Computer Science Vol 20, No 2: November 2020
Publisher : Institute of Advanced Engineering and Science
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/ijeecs.v20.i2.pp813-821
Hyperspectral unmixing (HU) is an important technique for remotely sensed hyperspectral data exploitation. Hyperspectral unmixing is required to get an accurate estimation due to low spatial resolution of hyperspectral cameras, microscopic material mixing, and multiple scattering that cause spectra measured by hyperspectral cameras are mixtures of spectra of materials in a scene. It is a process of estimating constituent endmembers and their fractional abundances present at each pixel in hyperspectral image. Researchers have devised and investigated many models searching for robust, stable, tractable and accurate unmixing algorithm. Such algorithm are highly desirable to avoid propagation of errors within the process. This paper presents the comparison of hyperspectral unmixing method by using different kind of algorithms. These algorithms are named VCA, NFINDR, SISAL, and CoNMF. The performance of unmixing process is evaluated by calculating the SAD (spectral angle distance) for each endmembers by using same input of hyperspectral data for different algorithm.
Development of mobile application for Malay translated hadith search engine
Nurazzah Abd Rahman;
Faiz Ikhwan Mohd Rafhan Syamil;
Shaiful Bakhtiar bin Rodzman
Indonesian Journal of Electrical Engineering and Computer Science Vol 20, No 2: November 2020
Publisher : Institute of Advanced Engineering and Science
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/ijeecs.v20.i2.pp932-938
This paper presents the development of mobile application for Malay Translated Hadith search engine. Limitations of current Hadith web application are the design is to optimize its usage on desktop computer but not on mobile devices, which requires simple and user friendly interface. Besides that, web application also needs internet connection to use. Due to increase usage of mobile application among mobile phone users, many existing web applications have moved to mobile based applications to cater for increasing numbers of mobile users. In this study, a mobile application for Android and iOS mobile application has been developed using Flutter framework, a hybrid mobile application framework. A Malay Translated hadith search engine mobile application can easily assist those who are seeking knowledge to learn more about certain topics in hadith, a second source of Islamic knowledge. This mobile application has search and directory features for users to browse the 2028 Sahih Bukhari hadith collection. Users can enter their query using search features to find selected hadith in Malay language. Queries will be processed for searching relevant hadith and display the results to the user. Evaluation using Recall and Precision shows that on the average Recall is 73% and Precision is 33%. Functionality testing is also conducted to test against the functional requirements or specifications. Results shows all requirements are successfully tested.
Economic power dispatch for an interconnected power system based on reliability indices
Falah Abodahir Athab;
Wafaa Saeed Majeed
Indonesian Journal of Electrical Engineering and Computer Science Vol 20, No 2: November 2020
Publisher : Institute of Advanced Engineering and Science
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/ijeecs.v20.i2.pp777-787
Reliability indices are always one of the most important factors in the power systems. In this paper, the problem of the economic load dispatch (ELD) and the problem of economic emission load dispatch (CEELD) have been improved taking into account reliability indices. That is, the problem and reliability of ELD are proposed as combined economic load dispatch reliability (CELDR) and the problem CEELD is suggested as (CEELDR). In solving CELDR and CEELDR problems, tried to use power generators in a very reliable way to save system load, as well as minimum fuel and emission costs. In this effort, the ELD of power plants is successfully implemented in a single system containing 6 generating units, taking into account the reliability and emissions of the system with and without system power loss, inequality and inequality constraints, and valve point effects using the exchange market algorithm (EMA). The results suggest that reliability indicators in ELD can be used to create greater reliability in providing consumers with uninterrupted power.
A new hybrid conjugate gradient algorithm for unconstrained optimization with inexact line search
Fanar N. Jardow;
Ghada M. Al-Naemi
Indonesian Journal of Electrical Engineering and Computer Science Vol 20, No 2: November 2020
Publisher : Institute of Advanced Engineering and Science
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/ijeecs.v20.i2.pp939-947
Many researchers are interested for developed and improved the conjugate gradient method for solving large scale unconstrained optimization problems. In this work a new parameter will be presented as a convex combination between RMIL and MMWU. The suggestion method always produces a descent search direction at each iteration. Under strong wolfe powell (SWP) line search conditions, the global convergence of the proposed method is established. The preliminary numerical comparisons with some others CG methods have shown that this new method is efficient and robust in solving all given problems.
Design of very low-voltages and high-performance CMOS gate-driven operational amplifier
Hayder Khaleel AL-Qaysi;
Musaab Mohammed Jasim;
Siraj Manhal Hameed
Indonesian Journal of Electrical Engineering and Computer Science Vol 20, No 2: November 2020
Publisher : Institute of Advanced Engineering and Science
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/ijeecs.v20.i2.pp670-679
This paper presents the description and analysis of the design and HSPICE-based simulation results of very low-voltages (LVs) power supplies and high-performance specifications CMOS gate-driven (GD) operational amplifier (Op-Amp) circuit. The very LVs CMOS GD Op-Amp circuit designed using 90nm CMOS technology parameters and the folded cascode (FC) technique employed in the differential input stage. The HSPICE simulation results demonstrate that the overall gain is 73.1dB, the unity gain bandwidth is 14.9MHz, the phase margin is , the total power dissipation is 0.91mW, the output voltage swing is from 0.95V to 1V, the common-mode rejection ratio is dB, the equivalent input-referred noise voltage is 50.94 at 1MHz, the positive slew rate is 11.37 , the negative slew rate is 11.39 , the settling time is 137 , the positive power-supply rejection ratio is 74.2dB, and the negative power-supply rejection ratio is 80.1dB. The comparisons of simulation results at 1V and 0.814V power supplies’ voltages of the very LVs CMOS GD Op-Amp circuit demonstrate that the circuit functions with perfect performance specifications, and it is suitable for many considerable applications intended for very LVs CMOS Op-Amp circuits.
Load power and energy management system using proteus visual design software
Chitra Venugopal;
Thershen Govender
Indonesian Journal of Electrical Engineering and Computer Science Vol 20, No 2: November 2020
Publisher : Institute of Advanced Engineering and Science
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/ijeecs.v20.i2.pp1044-1052
At present, there is a serious energy crisis around the globe which impacts greatly on the power grid. A smart and user friendly energy management system can control the energy consumption. In this paper, load power and energy management system is developed and simulated using Proteus Visual Design software. The load analysis and measurement techniques are developed for single phase and three phase loads and implemented using Arduino Mega 2560 board. User friendly controls are developed using the visual design feature of the software to control the energy consumption. The load power management system is simulated by measuring the power consumed by various residential loads such as lights, fans, air-conditioners, heaters. The industrial loads are simulated by squirrel cage induction motor. The load analysis summary is displayed on the Arduino 2.8 inch TFT display shield in a table format. The simulaion model is created for future hardware implementation and is tested under various practical input conditions. The Proteus Visual Design software is chosen in this resesarch due to its advantages such as professional PCB layout package, availability of nearly 800 microcontrollers in the library package etc.The developed model successfully measured the energy consumption of several loads and assist the user in controlling the energy usage through automation control techniques. The accuracy of the results shows that the technique and the model developed in this research can be used by engineers, students and hobbyists who are working with energy monitoring systems and smart home applications directly. This is an ongoing project where in the next stage, the hardware design of the simulation model will be implemented and tested in real time application.
Review of mobile robots obstacle avoidance, localization, motion planning, and wheels
Mustafa A. Mhawesh;
Zaid H. Al-Tameemi;
Omar Muhammed Neda
Indonesian Journal of Electrical Engineering and Computer Science Vol 20, No 2: November 2020
Publisher : Institute of Advanced Engineering and Science
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/ijeecs.v20.i2.pp768-776
The main objective of this research is to study the obstacle avoidance, Monte Carlo Localization (MCL) method, motion planning in dynamic networks for mobile robots, and mobile robots wheels depending on the previous published researches. The researchers had done their experiments on different mobile robots and had validated them. This research helps the readers to learn how the robot changes its directions to prevent itself from collisions depending on three ultrasonic sensors. Also, they will learn the localization of the mobile robots depending on the recorded data from RHINO and MINERVA robots. In addition to learning the obstacle avoiding and the localization of mobile robots, the readers will learn new planning framework. Furthermore, they will get knowledge in types of mobile robots wheels.
Low power design of ultra wideband PLL using 90 nm CMOS technology
Fadhilah Binti Noor Al Amin;
Nabihah Ahmad;
Siti Hawa Ruslan
Indonesian Journal of Electrical Engineering and Computer Science Vol 20, No 2: November 2020
Publisher : Institute of Advanced Engineering and Science
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/ijeecs.v20.i2.pp727-735
The rapid growth of the electronic system has become one of the challenges in the high performance of very large scale integration (VLSI) design and has contributed to the evolution of phase locked loop (PLL) system design as one of the inevitable and significant necessities in the modern days. This design focus on the development of PLL system that can operate at a high performance within the ultra-wideband (UWB) frequency but consume low power that may be useful for future device implementation in the communication system. All proposed sub modules of PLL is highly suitable for low power and high speed application as each of them consumes overall power consumption around 2 µW until 1 mW with frequency from 3.1 GHz to 10.6 GHz. All the design architecture, schematic, simulation and analysis are implemented using Synopsys Tool in 90 nm CMOS technology. Through the overall analysis, it can be concluded that this proposed sub modules design of the PLL system has better performance compared to previous work in terms of power consumption and frequency.