Article Per Year (5 Year)
p-Index From 2020 - 2025
0.562
P-Index
This Author published in this journals
All Journal International Journal of Power Electronics and Drive Systems (IJPEDS) Indonesian Journal of Electrical Engineering and Computer Science
Mohamed Hariri, Muhammad Hafeez
Unknown Affiliation
Control & Systems Engineering Electrical & Electronics Engineering

Published : 3 Documents Claim Missing Document
Claim Missing Document
Check
Articles

Found 3 Documents
Search

 1 
Analysis of VFDPC for three-level neutral point clamped AC-DC converters with capacitor balancing solution Razali, Azziddin Mohamad; Mohd Yusoff, Nor Azizah; Ab Shukor, Syahar Azalia; Mohamed Hariri, Muhammad Hafeez; Jidin, Auzani; Sutikno, Tole
Indonesian Journal of Electrical Engineering and Computer Science Vol 38, No 1: April 2025
Publisher : Institute of Advanced Engineering and Science

Show Abstract | Download Original | Original Source | Check in Google Scholar | DOI: 10.11591/ijeecs.v38.i1.pp63-75

Abstract

This paper presents an analysis of the dynamic performance of a three-level neutral point clamped (NPC) AC-DC converter utilizing the advanced control technique of virtual flux direct power control (VFDPC). VFDPC estimates the three-phase grid voltage and instantaneous active and reactive power components, eliminating the need for an AC input voltage sensor used in conventional direct power control (DPC). This reduction in sensors decreases system complexity and cost while mitigating high-frequency noise and interference. Integrating VFDPC into 3L NPC AC-DC converters significantly enhances overall performance, leading to more efficient and robust power conversion systems. However, a significant challenge in the three-level NPC topology is the voltage imbalance in the neutral point of the DC-link capacitor, which can cause excessive voltage stress on switching devices and degrade system performance. To address this, a novel lookup table has been developed, incorporating strategies to balance the capacitor voltage. The results of this study demonstrate that VFDPC generates nearly sinusoidal line currents with reduced current total harmonic distortion (THD). Additionally, VFDPC ensures unity, lagging, and leading power factor operation, while providing flexibility to adjust the DC-link output voltage and accommodate load variations. These capabilities highlight VFDPC effectiveness in managing power quality and system stability, even under varying load conditions.
Analysis and implementation of peak armature current (Imax) of a chopper-fed DC-DC motor drive in DCM Abdullah, Mohamad Nazir; Mohamed Hariri, Muhammad Hafeez; Mat Desa, Mohd Khairunaz; Mamat, Mohd Nadzri; Kaharuddin, Suardi
International Journal of Power Electronics and Drive Systems (IJPEDS) Vol 16, No 1: March 2025
Publisher : Institute of Advanced Engineering and Science

Show Abstract | Download Original | Original Source | Check in Google Scholar | DOI: 10.11591/ijpeds.v16.i1.pp96-105

Abstract

At low frequencies of operation in a chopper-fed direct current (DC) motor drive, the armature current may become discontinuous thus the controller operates in discontinuous conduction mode (DCM). Since the minimum armature current is zero in DCM, the analysis of peak armature current (Imax) is to investigate the ripple content in armature current at different values of duty cycle which will help in decreasing the peaky current of DC motor during operation. The simulation was carried out using MATLAB-Simulink software and the laboratory setup was based on Atmega 328 microcontroller board. In this paper, the theoretical and experimental analysis of peak armature current were performed at fix low frequency in DCM and variable duty cycles to provide full control of DC motor speed. The results show that the peak armature current changes with the change of duty cycles and its magnitude is decreased almost 50% at higher duty cycle values.
A comparative analysis of hybrid of traditional load flow methods for IEEE distributed power generation networks Mohamed Hariri, Muhammad Hafeez; Daud, Noor Dzulaikha; Mohd Yusoff, Nor Azizah; Syed Zaman, Syed Muhammad Zakwan; Mat Desa, Mohd Khairunaz
Indonesian Journal of Electrical Engineering and Computer Science Vol 39, No 1: July 2025
Publisher : Institute of Advanced Engineering and Science

Show Abstract | Download Original | Original Source | Check in Google Scholar | DOI: 10.11591/ijeecs.v39.i1.pp33-44

Abstract

Analyzing power flow or load flow is crucial for planning, operating, maintaining, and controlling electrical power systems. Two traditional power flow methods namely the Newton-Raphson (NR) method are known for their accuracy and robustness nevertheless high computational intensity, and the fast decoupled load flow (FD) method, is valued for its computational efficiency and speed, however, generating less accurate data. This research aims to develop a hybrid load flow technique that integrates both strengths, achieving higher accuracy and faster convergence. The validation processes are based on several IEEE standard bus systems, including the 3-bus, 9-bus, 14-bus, and 30-bus systems. These systems, with different bus types and interconnections, represent real-world operations and help generate comprehensive data on iteration count, execution time, and the accuracy of the output data results. A new hybrid method generated from this research work compared to traditional load flow methods, provides a substantially well-balanced number of iteration counts, the fastest execution times, improved by 41.55%, and produces a similar accuracy of the data set. These improvements make the hybrid method highly advantageous in practical real-time applications and large-scale systems where both accuracy and speed are critical.
Co-Authors Ab Shukor, Syahar Azalia Abdullah, Mohamad Nazir Auzani Jidin Daud, Noor Dzulaikha Kaharuddin, Suardi Mamat, Mohd Nadzri Mat Desa, Mohd Khairunaz Nor Azizah Mohd Yusoff Razali, Azziddin Mohamad Syed Zaman, Syed Muhammad Zakwan Tole Sutikno