International Journal of Reconfigurable and Embedded Systems (IJRES)
The centre of gravity of the computer industry is now moving from personal computing into embedded computing with the advent of VLSI system level integration and reconfigurable core in system-on-chip (SoC). Reconfigurable and Embedded systems are increasingly becoming a key technological component of all kinds of complex technical systems, ranging from audio-video-equipment, telephones, vehicles, toys, aircraft, medical diagnostics, pacemakers, climate control systems, manufacturing systems, intelligent power systems, security systems, to weapons etc. The aim of IJRES is to provide a vehicle for academics, industrial professionals, educators and policy makers working in the field to contribute and disseminate innovative and important new work on reconfigurable and embedded systems. The scope of the IJRES addresses the state of the art of all aspects of reconfigurable and embedded computing systems with emphasis on algorithms, circuits, systems, models, compilers, architectures, tools, design methodologies, test and applications.
Articles
12 Documents
Search results for
, issue
"Vol 9, No 3: November 2020"
:
12 Documents
clear
<![CDATA[DESIGN AND PERFORMANCE IMPROVEMENT OF CNTFET BASED CONTENT ADDRESSABLE MEMORY (CAM) CELLS ]]>
<![CDATA[Hajare, Raju]]>;
<![CDATA[C.P, Mallikarjunagowda]]>;
<![CDATA[Deekshitha, Deekshitha]]>;
<![CDATA[J, Madhuri.]]>;
<![CDATA[Anaya, Anaya]]>
<![CDATA[ International Journal of Reconfigurable and Embedded Systems (IJRES) Vol 9, No 3: November 2020 ]]>
Publisher : <![CDATA[Institute of Advanced Engineering and Science ]]>
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/ijres.v9.i3.pp%p
<![CDATA[The scaling down of transistors is of paramount importance to make ICs and devices more portable and efficient. As it is the most basic component of every electronic device, there is need of finding better and innovative methods of transistor characterization. CNTFET has shown the promise and is best suited for today?s faster digital processing units and Memory devices. Here Carbon Nano Tube (CNT) is characterized for its electrical property and then designed a XOR based CAM cell using CNTFET. Both delay and power analysis for the designed CAM is done.]]>
<![CDATA[Quadcopter based emergency medikit delivery system for hill stations ]]>
<![CDATA[C. R. Balamurugan]]>;
<![CDATA[S. M. Revathy]]>;
<![CDATA[P. Vijayakumar]]>
<![CDATA[ International Journal of Reconfigurable and Embedded Systems (IJRES) Vol 9, No 3: November 2020 ]]>
Publisher : <![CDATA[Institute of Advanced Engineering and Science ]]>
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/ijres.v9.i3.pp201-212
<![CDATA[Nowadays UAV’s are more common for search, rescue and surveillance. A quadcopter UAV system is proposed to be used for aerial transportation of medicine. A Quadcopter has a drive chassis having a propeller, ESC, motor, frames and battery. The quadcopter is supported with GPS to know the exact position. To know the exact location and delivering medicine to accident area, an audio and video system is used. The quad frame built from quality materials, which are reinforced and much more stronger, this reduces arm breakage. A set of two plastic propellers, one normal and one pusher (reverse) to rotate and lift up the quadcopter. The brushless out-runner will provide more power with its high efficiency, long run times. The ESC includes programmable motor braking, soft start for helicopters and planes, timing, throttle input range and low-voltage cutoff. Lithium-Polymer (Li-Po) battery for very lightweight, small size and durability without losing charging capacity. The whole quadcopter process can be monitored and controlled by a remote control system, quadcopter will capture the live video and current status can be seen visualized and provides information about all the other exact conditions in real-time.]]>
<![CDATA[TWO STAGE 10-BIT ADC WITH DELAY-LINE TDC BASED SECOND STAGE ]]>
<![CDATA[Mattada, Mahantesh]]>;
<![CDATA[Guhilot, Hansraj]]>
<![CDATA[ International Journal of Reconfigurable and Embedded Systems (IJRES) Vol 9, No 3: November 2020 ]]>
Publisher : <![CDATA[Institute of Advanced Engineering and Science ]]>
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/ijres.v9.i3.pp%p
<![CDATA[Two stage Time based 10-bit ADC is designed and verified in a commercial VLSI CAD tool. Simple VCO based ADC design used in the first stage as coarse, whereas TDC based second stage used for fine conversion. Each stage will give 5bit resolution and work concurrently during the conversion process. Delay-line/Flash TDC is used in the second stage because of its better conversion speed. Flash TDC will give thermometer code and a binary conversion stage is required. To make it simple and area efficient, ROM based Thermometer to Binary(T2B) converters are used in the final readout module. Average power dissipation of 1.155mW for overall system is measured and makes it suitable for low power applications.]]>
<![CDATA[Space-time trellis codes: Field programmable gate array approach ]]>
<![CDATA[Mallikarjuna Gowda C. P.]]>;
<![CDATA[Raju Hajare]]>
<![CDATA[ International Journal of Reconfigurable and Embedded Systems (IJRES) Vol 9, No 3: November 2020 ]]>
Publisher : <![CDATA[Institute of Advanced Engineering and Science ]]>
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/ijres.v9.i3.pp213-223
<![CDATA[This paper presents an implementation of Space-time Trellis Codes for 4-state on FPGA. To reach the very high data rates provided in STTC, a lot of expensive high-speed Digital Signal Processors (DSPs) should be employed for the real time applications, while it might not be affordable. This fact has motivated in designing dedicated hardware implementations using Field Programmable Gate Array (FPGA) with low cost and power consumption. The hardware device XC3S400, family Xilinx Spartan-3, and package PQ208 are used in this project, in which the STTC encoder and decoder utilizes maximum 10% and 22% as that of available device capacity respectively. The design has been simulated and synthesized successfully in Xilinx integrated software environment.]]>
<![CDATA[Live tracking of saline for betterment of patient ]]>
<![CDATA[Sayli Anand Zende]]>;
<![CDATA[Tanvi Kulkarni]]>;
<![CDATA[Shubhada Yadav]]>;
<![CDATA[Ajay Biradar]]>;
<![CDATA[Avinash Devare]]>
<![CDATA[ International Journal of Reconfigurable and Embedded Systems (IJRES) Vol 9, No 3: November 2020 ]]>
Publisher : <![CDATA[Institute of Advanced Engineering and Science ]]>
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/ijres.v9.i3.pp178-182
<![CDATA[In hospitals, Saline is fed to patients to treat dehydration and use of saline improves their health. In current health care measures, whenever a saline is fed to any patient, the patient must be continuously monitored by nurse, doctor or caretaker. So basically, in all the hospitals nurse or caretaker is responsible for monitoring of saline. Due to the avoidance of nurses towards the saline level monitoring or lack of knowledge it can harm to the patients health. Therefore, to stop the patient from obtaining injured and shield their lives throughout saline feeding amount, the saline level observance system are developed. The planned system is made Internet web of Things (IoT) platform. The planned system includes of devices which can act as tier sensor for observance the crucial level of the saline within the saline bottle. Whenever the amount of the saline reaches to the predefined crucial level, then the nurses, caretaker, doctors are alerted through the alarm associate in Nursing an alert message are sent through the utilization of web to the involved nurses and doctors that there's a requirement for replacement of the saline bottle. This planned system may be utilized efficiently in homes as well as hospitals.]]>
<![CDATA[FAST LOCAL FLOW-BASED METHOD USING PARALLEL MULTI-CORE CPUS ARCHITECTURE ]]>
<![CDATA[Moneim, Wafaa Abdel]]>;
<![CDATA[Salem, Rashed]]>;
<![CDATA[Hassan, Mohamed]]>
<![CDATA[ International Journal of Reconfigurable and Embedded Systems (IJRES) Vol 9, No 3: November 2020 ]]>
Publisher : <![CDATA[Institute of Advanced Engineering and Science ]]>
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/ijres.v9.i3.pp%p
<![CDATA[Large graphs are available in everywhere such as social networks, chemistry, web link analysis, biology, image processing, and computer networks. Traditional methods of clustering are not suitable to solve this problem due to the computation is very costly. This problem is solved by local graph clustering using a given vertex set as input without working on the complete graph to detect a good cluster. SimpleLocal is introduced and analyzed for locally-biased graph-based learning. This algorithm detects a best conductance cuts close to seed vertices set. In this paper, a new Parallel SimpleLocal (PSL) system is proposed using multi-core CPUs. OMP parallel library is utilized to parallelize the first and second stages of 3StageFlow algorithm where the SimpleLocal algorithm is used it for enhancing the runtime. The experiments are performed on two applications which are image segmentation and community detection. From the experiments, the proposed method improves the runtimes with 72.75% using 4-cores and 81.01% when using 8-cores over the sequential single core]]>
<![CDATA[Implementation of PWM AC chopper controller for capacitor run induction motor drive via bacterial foraging optimization algorithm ]]>
<![CDATA[Gobi Mohan Sivasubramanian]]>;
<![CDATA[Murali Narayanamurthy]]>
<![CDATA[ International Journal of Reconfigurable and Embedded Systems (IJRES) Vol 9, No 3: November 2020 ]]>
Publisher : <![CDATA[Institute of Advanced Engineering and Science ]]>
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
Full PDF (450.933 KB)
|
DOI: 10.11591/ijres.v9.i3.pp169-177
<![CDATA[This paper focuses on design of closed-loop control for pulse width modulated AC chopper controlled capacitor run induction motor drive engaging enriched optimization algorithm based on foraging of bacteria. Capacitor run induction motor is a non-linear device and its parameter varies under different functional point of the system. A linearized increment model for PWM AC chopper is illustrated for a particular functional point of the drive. The conventional method does not provide acceptable performance under different load conditions. Bacteria foraging optimization technique categorizes accurate control parameters for the superlative dynamic response under unit step load variations. Field Programmable Gate Array is implemented practically for a particular functional point of the drive to exhibit accurate performance. Experimental and simulated results are obtained to authenticate the effectiveness of the optimized controller. ]]>
<![CDATA[Substrate integrated circuits for high frequency of opto electronics ]]>
<![CDATA[Mounika Punati]]>;
<![CDATA[R. Yuvaraj]]>
<![CDATA[ International Journal of Reconfigurable and Embedded Systems (IJRES) Vol 9, No 3: November 2020 ]]>
Publisher : <![CDATA[Institute of Advanced Engineering and Science ]]>
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/ijres.v9.i3.pp224-228
<![CDATA[Another age of high-recurrence coordinated circuits is displayed, which is called substrate incorporated circuits (SICS). The current cutting edge of circuit plan and implementation stages dependent on this new idea are assessed and discussed in detail. Various potential outcomes and various favorable circumstances of the SICS are appeared for microwave, millimeter-wave and opto hardware applications. Down to earth models are delineated with hypothetical and trial results for substrate coordinated waveguide (SIW), substrate incorporated chunk waveguide (SISW) and substrate incorporated non-transmitting dielectric (SI") direct circuits. Future innovative work patterns are likewise dis-cussed regarding ease imaginative plan of millimeter-wave and optoelectronic coordinated circuits.]]>
<![CDATA[Approximate arithmetic circuits ]]>
<![CDATA[Navabharath Reddy G]]>;
<![CDATA[Sruti Setlam]]>;
<![CDATA[V. Prakasam]]>;
<![CDATA[D. Kiran Kumar]]>
<![CDATA[ International Journal of Reconfigurable and Embedded Systems (IJRES) Vol 9, No 3: November 2020 ]]>
Publisher : <![CDATA[Institute of Advanced Engineering and Science ]]>
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/ijres.v9.i3.pp183-200
<![CDATA[Low power consumption is the necessity for the integrated circuit design in CMOS technology of nanometerscale. Recent research proves that to achieve low power dissipation, implementation of approximate designs is the best design when compared to accurate designs. In most of the multimedia applications, DSP blocks has been used as the core blocks. Most of the video and image processing algorithms implemented by these DSP blocks, where result will be in the form of image or video for human observing. As human sense of observation is less, the output of the DSP blocks allows being numerically approximate instead of being accurate. The concession on numerical exactness allows proposing approximate analysis. In this project approximate adders, approximate compressors and multipliers are proposed. Two approximate adders namely PA1 and PA2 are proposed which are of type TGA which provides better results like PA1 comprises of 14 transistors and 2 error distance, achieves reduction in delay by 64.9 % and reduction in power by 74.33% whereas the TGA1 had 16 transistors and more power dissipation.PA2 comprises of 20 transistors and 2 error distance. Similarly PA2 achieves delay reduction by 51.43%, power gets reduced by 67.2%. PDP is reduced by 61.97 % whereas TGA2 had 22 transistors. An Approximate 4-2 compressor was proposed in this project to reduce the number of partial product. The compressor design in circuit level took 30 transistors with 4 errors out of 16 combinations whereas existing compressor design 1 took 38 and design 2 took 36 transistors. By using the proposed adder and compressors, approximate 4x4 multiplier is proposed. The proposed multiplier achieves delay 124.56 (ns) and power 29.332 (uW) which is reduced by 68.01% in terms of delay and 95.97 % in terms of power when compared to accurate multiplier.]]>
<![CDATA[Automated smart car parking system using raspberry Pi 4 and iOS application ]]>
<![CDATA[Rahman Atiqur]]>;
<![CDATA[Yun Li]]>
<![CDATA[ International Journal of Reconfigurable and Embedded Systems (IJRES) Vol 9, No 3: November 2020 ]]>
Publisher : <![CDATA[Institute of Advanced Engineering and Science ]]>
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/ijres.v9.i3.pp229-234
<![CDATA[In interconnection and automation of different physical gadgets, vehicles, home machines and different things, the internet of things (IoT) innovation plays a critical role. These objects associate and deal information with the assistance of software, different sensors, and actuators. A human's standard of life and living are improved with this automation of gadgets, which is a forthcoming need. In this paper we talked about a similar requirement for instance, a smart car parking system which empowers a driver to discover a parking area and a free slot in that parking area inside a city. This paper focus on decreasing the time squandered on discovering parking area. This in turn diminishes the fuel utilization and way of life. With the exponential increment in the quantity of vehicles and total population, vehicle accessibility, use out, about starting late, finding a space for parking the vehicle is turning out to be increasingly more troublesome with realizing the amount of conflicts, for example, automobile overloads. This paper is connected to making a trustworthy system that accept authority over the undertaking of recognizing free slots in a parking area and keeping the record of vehicles left in an extremely methodical way. The predicted system decreases human effort at the parking area generally, for example, in case of looking of free slots by the driver and calculating the portion for each vehicle using parking area. The different advances engaged with this system are vehicle unique proof utilizing RFID labels; free slot discovering utilizing Ultrasonic sensors and payment count is done based on time of parking.]]>
