Bulletin of Electrical Engineering and Informatics
Bulletin of Electrical Engineering and Informatics ISSN: 2302-9285 is open to submission from scholars and experts in the wide areas of electrical, electronics, instrumentation, control, telecommunication, computer engineering, computer science, information technology and informatics from the global world. The journal publishes original papers in the field of electrical (power), electronics, instrumentation & control, telecommunication and computer engineering; computer science; information technology and informatics. Authors must strictly follow the guide for authors. Please read these instructions carefully and follow them strictly. In this way you will help ensure that the review and publication of your paper is as efficient and quick as possible. The editors reserve the right to reject manuscripts that are not in accordance with these instructions.
Articles
539 Documents
<![CDATA[Enhancing Big Data Analysis by using Map-reduce Technique ]]>
<![CDATA[Alaa Hussein Al-Hamami]]>;
<![CDATA[Ali Adel Flayyih]]>
<![CDATA[ Bulletin of Electrical Engineering and Informatics Vol 7, No 1: March 2018 ]]>
Publisher : <![CDATA[Institute of Advanced Engineering and Science ]]>
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
Full PDF (355.212 KB)
|
DOI: 10.11591/eei.v7i1.895
<![CDATA[Database is defined as a set of data that is organized and distributed in a manner that permits the user to access the data being stored in an easy and more convenient manner. However, in the era of big-data the traditional methods of data analytics may not be able to manage and process the large amount of data. In order to develop an efficient way of handling big-data, this work enhances the use of Map-Reduce technique to handle big-data distributed on the cloud. This approach was evaluated using Hadoop server and applied on Electroencephalogram (EEG) Big-data as a case study. The proposed approach showed clear enhancement on managing and processing the EEG Big-data with average of 50% reduction on response time. The obtained results provide EEG researchers and specialist with an easy and fast method of handling the EEG big data.]]>
<![CDATA[A Modified Overlapping Partitioning Clustering Algorithm for Categorical Data Clustering ]]>
<![CDATA[Mohammad Alaqtash]]>;
<![CDATA[Moayad A.Fadhil]]>;
<![CDATA[Ali F. Al-Azzawi]]>
<![CDATA[ Bulletin of Electrical Engineering and Informatics Vol 7, No 1: March 2018 ]]>
Publisher : <![CDATA[Institute of Advanced Engineering and Science ]]>
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
Full PDF (468.491 KB)
|
DOI: 10.11591/eei.v7i1.896
<![CDATA[Clustering is one of the important approaches for Clustering enables the grouping of unlabeled data by partitioning data into clusters with similar patterns. Over the past decades, many clustering algorithms have been developed for various clustering problems. An overlapping partitioning clustering (OPC) algorithm can only handle numerical data. Hence, novel clustering algorithms have been studied extensively to overcome this issue. By increasing the number of objects belonging to one cluster and distance between cluster centers, the study aimed to cluster the textual data type without losing the main functions. The proposed study herein included over twenty newsgroup dataset, which consisted of approximately 20000 textual documents. By introducing some modifications to the traditional algorithm, an acceptable level of homogeneity and completeness of clusters were generated. Modifications were performed on the pre-processing phase and data representation, along with the number methods which influence the primary function of the algorithm. Subsequently, the results were evaluated and compared with the k-means algorithm of the training and test datasets. The results indicated that the modified algorithm could successfully handle the categorical data and produce satisfactory clusters.]]>
<![CDATA[Test First Model for Application in the Academic Setting ]]>
<![CDATA[Normi Sham Awang Abu Bakar]]>;
<![CDATA[Norzariyah Yahya]]>
<![CDATA[ Bulletin of Electrical Engineering and Informatics Vol 7, No 1: March 2018 ]]>
Publisher : <![CDATA[Institute of Advanced Engineering and Science ]]>
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
Full PDF (324.397 KB)
|
DOI: 10.11591/eei.v7i1.897
<![CDATA[This research elaborates the selection of the Test First and Test Last model for a pilot experiment that was executed as a feasibility study to validate the suitability of the existing Test First model for its implementation in the series of actual experiment. The series of actual experiment is designed to investigate the quality of the project developed by the students in higher educational institution with the Test First over Test Last model. The findings gathered from the pilot experiment demonstrate that there were misunderstandings on the user stories among the participants that have led to the development of an enhanced Test First model.]]>
<![CDATA[Conceptualizing Information Technology Governance Model for Higher Education: An Absorptive Capacity Approach ]]>
<![CDATA[Binyamin Adeniyi Ajayi]]>;
<![CDATA[Husnayati Hussin]]>
<![CDATA[ Bulletin of Electrical Engineering and Informatics Vol 7, No 1: March 2018 ]]>
Publisher : <![CDATA[Institute of Advanced Engineering and Science ]]>
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
Full PDF (306.274 KB)
|
DOI: 10.11591/eei.v7i1.898
<![CDATA[Information Technology (IT) governance has been emerging as a central issue in many organizations. This is because IT governance is key to realizing IT business value. Past studies have focused on the three aspects of IT governance, namely, structural capability, process capability and relational capability. At the same time, some studies have suggested that IT governance process should be viewed as a learning process rather than a problem solving process. Based on this scenario, the role of knowledge and knowledge based processes should be the central focus of IT governance. As a learning process, IT governance effectiveness can be determined by how much impact IT governance practices has influenced on decision-makers’ thinking and actions. In this case, knowledge capacity absorbed from IT governance experience reflects a certain level of organizational learning (OL) achieved which later influences the level of IT governance performance. Since studies that adopt this perspective is lacking, this paper proposes a conceptual framework based on absorptive capacity approach for an IT governance performance model in the higher education. The paper contributes theoretically by extending the knowledge of IT governance by exploring a new perspective on OL.]]>
<![CDATA[Antecedents of Knowledge Management Practices: Case of Malaysian Practitioners ]]>
<![CDATA[Mohamed Jalaldeen Mohamed Razi]]>;
<![CDATA[Mohd Izzuddin Mohd Tamrin]]>;
<![CDATA[Abdul Rahman Ahmad Dahlan]]>;
<![CDATA[Noor Azian Mohamad Ali]]>
<![CDATA[ Bulletin of Electrical Engineering and Informatics Vol 7, No 1: March 2018 ]]>
Publisher : <![CDATA[Institute of Advanced Engineering and Science ]]>
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
Full PDF (360.287 KB)
|
DOI: 10.11591/eei.v7i1.900
<![CDATA[In this paper, we investigated the knowledge management (KM) behavior of executives in Malaysia who work in different sectors and involved in Information Technology (IT) related fields. We proposed a conceptual framework based on the Theory of Reasoned Action (TRA), the Theory of Planned Behavior (TPB) and Unified Theory of Acceptance and Use of Technology (UTAUT) to study their intention and involvement in KM initiatives. The knowledge creation theory (SECI process) was employed to operationalize KM intention and KM behavior. We proposed six independent variables that represent the social-cultural nature of KM as the antecedence of KM intention. These variables are trust, management support, decentralization, IT support, performance expectancy (PE), and effort expectancy (EE). Seventy-four executives from both private and government-linked organizations responded to our online questionnaire. SmartPLS3 was used to run the analysis. The reliability was ensured with the factor loadings, Cronbach’s alpha, Composite Reliability (CR) that met the fit requirement of above 0.6, 0.7 and 0.7 respectively. The convergent validity was confirmed through average variance extracted (AVE) that met the fit requirement of above 0.5. The discriminant validity was assessed by using Fornell and Larcker’s criterion. Finally, the structural model confirmed that only PE of KM, and EE of KM are the significant predictors of KM intention and the KM intention significantly predicts KM behavior. The implications of the findings are discussed in detail at the end of the paper.]]>
<![CDATA[The Design and Evaluation of DACADE Visual Tool: Theoretical Implications ]]>
<![CDATA[Madihah Sheikh Abdul Aziz]]>;
<![CDATA[Gitte Lindgaard]]>;
<![CDATA[Mohd Syarqawy Hamzah]]>;
<![CDATA[T. W. Allan Whitfield]]>
<![CDATA[ Bulletin of Electrical Engineering and Informatics Vol 7, No 1: March 2018 ]]>
Publisher : <![CDATA[Institute of Advanced Engineering and Science ]]>
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
Full PDF (278.701 KB)
|
DOI: 10.11591/eei.v7i1.901
<![CDATA[A goal of every designer is to create successful products for consumers. In creating a successful product, it is crucial for a designer to understand consumers’ perceptions of a product early in the design process. Nevertheless, design students lack the necessary data collection and user testing skills to support effective design decision-making. Consequently, their products might not be acceptable to the intended consumers and are thus likely to fail in the marketplace. For design students to acquire those skills, design curricula should incorporate statistical courses teaching the concepts of data and user testing. We addressed this challenge by developing an automated visual tool named DACADE, assisting design students to systematically collect and analyze data. This paper reports the theoretical implications discovered during the process from designing through to implementing and evaluating DACADE concerning the transfer of learning, the appropriateness of graphics used in a software tool, and user motivation in a learning environment.]]>
<![CDATA[On Randomness of Compressed Data Using Non-parametric Randomness Tests ]]>
<![CDATA[Kamal A. Al-Khayyat]]>;
<![CDATA[Imad F. Al-Shaikhli]]>;
<![CDATA[V. Vijayakuumar]]>
<![CDATA[ Bulletin of Electrical Engineering and Informatics Vol 7, No 1: March 2018 ]]>
Publisher : <![CDATA[Institute of Advanced Engineering and Science ]]>
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
Full PDF (549.435 KB)
|
DOI: 10.11591/eei.v7i1.902
<![CDATA[Four randomness tests were used to test the outputs (compressed files) of four lossless compressions algorithms: JPEG-LS and JPEG-2000 algorithms are image-dedicated algorithms, while 7z and Bzip2 algorithms are general-purpose algorithms. The relationship between the result of randomness tests and the compression ratio was investigated. This paper reports the important relationship between the statistical information behind these tests and the compression ratio. It shows that, this statistical information almost the same at least, for the four lossless algorithms under test. This information shows that 50 % of the compressed data are grouping of runs, 50% of it has positive signs when comparing adjacent values, 66% of the files containing turning points, and using Cox-Stuart test, 25% of the file give positive signs, which reflects the similarity aspects of compressed data. When it comes to the relationship between the compression ratio and these statistical information, the paper shows also, that, the greater values of these statistical numbers, the greater compression ratio we get.]]>
<![CDATA[Signal-to-noise Ratio Study on Pipelined Fast Fourier Transform Processor ]]>
<![CDATA[S. L. M. Hassan]]>;
<![CDATA[N. Sulaiman]]>;
<![CDATA[S. S. Shariffudin]]>;
<![CDATA[T. N. T. Yaakub]]>
<![CDATA[ Bulletin of Electrical Engineering and Informatics Vol 7, No 2: June 2018 ]]>
Publisher : <![CDATA[Institute of Advanced Engineering and Science ]]>
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
Full PDF (648.597 KB)
|
DOI: 10.11591/eei.v7i2.1167
<![CDATA[Fast Fourier transform (FFT) processor is a prevailing tool in converting signal in time domain to frequency domain. This paper provides signal-to-noise ratio (SNR) study on 16-point pipelined FFT processor implemented on field-programable gate array (FPGA). This processor can be used in vast digital signal applications such as wireless sensor network, digital video broadcasting and many more. These applications require accuracy in their data communication part, that is why SNR is an important analysis. SNR is a measure of signal strength relative to noise. The measurement is usually in decibles (dB). Previously, SNR studies have been carried out in software simulation, for example in Matlab. However, in this paper, pipelined FFT and SNR modules are developed in hardware form. SNR module is designed in Modelsim using Verilog code before implemented on FPGA board. The SNR module is connected directly to the output of the pipelined FFT module. Three different pipelined FFT with different architectures were studied. The result shows that SNR for radix-8 and R4SDC FFT architecture design are above 40dB, which represent a very excellent signal. SNR module on the FPGA and the SNR results of different pipelined FFT architecture can be consider as the novelty of this paper.]]>
<![CDATA[PAPR Reduction Using Huffman and Arithmetic Coding Techniques in F-OFDM System ]]>
<![CDATA[Azlina Idris]]>;
<![CDATA[Nur Atiqah Md Deros]]>;
<![CDATA[Idris Taib]]>;
<![CDATA[Murizah Kassim]]>;
<![CDATA[Mohd Danial Rozaini]]>;
<![CDATA[Darmawaty Mohd Ali]]>
<![CDATA[ Bulletin of Electrical Engineering and Informatics Vol 7, No 2: June 2018 ]]>
Publisher : <![CDATA[Institute of Advanced Engineering and Science ]]>
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
Full PDF (498.075 KB)
|
DOI: 10.11591/eei.v7i2.1169
<![CDATA[Filtered orthogonal frequency division multiplexing (F-OFDM) was introduced to overcome the high side lobes in the OFDM system. Filtering is implemented in the system to reduce the out-of-band emission (OOBE) for the spectrum utilization and to meet the diversified expectation of the upcoming 5G networks. The main drawback in the system is the high peak to average ratio (PAPR). This paper investigates the method used in reducing the PAPR in the F-OFDM system. The proposed method using the block coding technique to overcome the problem of high PAPR are the Arithmetic coding and Huffman coding. This research evaluates the performance of F-OFDM system based on the PAPR values. From the simulation results, the PAPR reduction of the Arithmetic coding is 8.9% lower, while the Huffman Coding is 6.7% lower in the F-OFDM system. The results prove that the Arithmetic Coding will out-perform the Huffman coding in the F-OFDM system.]]>
<![CDATA[0.18µm-CMOS Rectifier with Boost-converter and Duty-cycle-control for Energy Harvesting ]]>
<![CDATA[Roskhatijah Radzuan]]>;
<![CDATA[Mohd Khairul Mohd Salleh]]>;
<![CDATA[Nuha A. Rhaffor]]>;
<![CDATA[Shukri Korakkottil Kunhi Mohd]]>
<![CDATA[ Bulletin of Electrical Engineering and Informatics Vol 7, No 2: June 2018 ]]>
Publisher : <![CDATA[Institute of Advanced Engineering and Science ]]>
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
Full PDF (1116.582 KB)
|
DOI: 10.11591/eei.v7i2.1175
<![CDATA[Existing works on battery-less of energy harvesting systems often assume as a high efficiency of rectifier circuit for power management system. In practice, rectifier circuit often varies with output power and circuit complexity. In this paper, based on a review of existing rectifier circuits for the energy harvesters in the literature, an integrated rectifier with boost converter for output power enhancement and complexity reduction of power management system is implemented through 0.18-micron CMOS process. Based on this topology and technology, low threshold-voltage of MOSFETs is used instead of diodes in order to reduce the power losses of the integrated rectifier circuit. Besides, a single switch with the duty-cycle control is introduced to reduce the complexities of the integrated boost converter. Measurement results show that the realistic performances of the rectifier circuit could be considerably improved based on the performances showed by the existing study.]]>
