Mustapha El Alaoui
Sidi Mohamed Ben Abdellah University

Published : 4 Documents Claim Missing Document
Claim Missing Document
Check
Articles

Found 4 Documents
Search

A new high speed charge and high efficiency Li-Ion battery charger interface using pulse control technique Mustapha El Alaoui; Karim El Khadiri; Rachid El Alami; Ahmed Tahiri; Ahmed Lakhssassi; Hassan Qjidaa
International Journal of Electrical and Computer Engineering (IJECE) Vol 12, No 2: April 2022
Publisher : Institute of Advanced Engineering and Science

Show Abstract | Download Original | Original Source | Check in Google Scholar | DOI: 10.11591/ijece.v12i2.pp1168-1179

Abstract

A new Li-Ion battery charger interface (BCI) using pulse control (PC) technique is designed and analyzed in this paper. Thanks to the use of PC technique, the main standards of the Li-Ion battery charger, i.e. fast charge, small surface area and high efficiency, are achieved. The proposed charger achieves full charge in forty-one minutes passing by the constant current (CC) charging mode which also included the start-up and the constant voltage mode (CV) charging mode. It designed, simulated and layouted which occupies a small size area 0.1 mm2 by using Taiwan Semiconductor Manufacturing Company 180 nm complementary metal oxide semi-conductor technology (TSMC 180 nm CMOS) technology in Cadence Virtuoso software. The battery voltage VBAT varies between 2.9 V to 4.35 V and the maximum battery current IBAT is 2.1 A in CC charging mode, according to a maximum input voltage VIN equal 5 V. The maximum charging efficiency reaches 98%.
GF(q) LDPC encoder and decoder FPGA implementation using group shuffled belief propagation algorithm Fatima Zahrae Zenkouar; Mustapha El Alaoui; Said Najah
International Journal of Electrical and Computer Engineering (IJECE) Vol 12, No 3: June 2022
Publisher : Institute of Advanced Engineering and Science

Show Abstract | Download Original | Original Source | Check in Google Scholar | DOI: 10.11591/ijece.v12i3.pp2184-2193

Abstract

This paper presents field programmable gate array (FPGA) exercises of the GF(q) low-density parity-check (LDPC) encoder and interpreter utilizing the group shuffled belief propagation (GSBP) algorithm are presented in this study. For small blocks, non-dual LDPC codes have been shown to have a greater error correction rate than dual codes. The reduction behavior of non-binary LDPC codes over GF (16) (also known as GF(q)-LDPC codes) over the additive white Gaussian noise (AWGN) channel has been demonstrated to be close to the Shannon limit and employs a short block length (N=600 bits). At the same time, it also provides a non-binary LDPC (NB-LDPC) code set program. Furthermore, the simplified bubble check treasure event count is implemented through the use of first in first out (FIFO), which is based on an elegant design. The structure of the interpreter and the creation of the residential area he built were planned in very high speed integrated circuit (VHSIC) hardware description language (VHDL) and simulated in MODELSIM 6.5. The combined output of the Cyclone II FPGA is combined with the simulation output.
A high efficiency and high speed charge of Li-Ion battery charger interface using switching-based technique in 180 nm CMOS technology Mustapha El Alaoui; Fouad Farah; Karim El khadiri; Ahmed Tahiri; Rachid El Alami; Hassan Qjidaa
International Journal of Power Electronics and Drive Systems (IJPEDS) Vol 12, No 1: March 2021
Publisher : Institute of Advanced Engineering and Science

Show Abstract | Download Original | Original Source | Check in Google Scholar | DOI: 10.11591/ijpeds.v12.i1.pp374-384

Abstract

In this work, the design and analysis of new Li-Ion battery charger interface using the switching-based technique is proposed for high efficiency, high speed charge and low area. The high efficiency, the lower size area and the fast charge are the more important norms of the proposed Li-Ion battery charger interface. The battery charging is completed passes to each charging mode: The first mode is the trickle charge mode (TC), the second mode is the constant current mode (CC) and the last mode is the constant voltage mode (CV), in thirty three minutes. The new Li-Ion battery charger interface is designed, simulated and layouted in Cadence software using TSCM 180 nm CMOS technology. With an input voltage VIN = 4.5 V, the output battery voltage (VBAT) may range from 2.7 V to 4.2 V and the maximum charging battery current (IBAT) is 1.7 A. The peak efficiency reaches 97% and the total area is only 0.03mm2 .
A weighted group shuffled decoding for low-density parity-check codes Fatima Zahrae Zenkouar; Mustapha El Alaoui; Said Najah
Indonesian Journal of Electrical Engineering and Computer Science Vol 25, No 1: January 2022
Publisher : Institute of Advanced Engineering and Science

Show Abstract | Download Original | Original Source | Check in Google Scholar | DOI: 10.11591/ijeecs.v25.i1.pp375-381

Abstract

In this paper, we have developed several concepts such as the tree concept, the short cycle concept and the group shuffling concept of a propagation cycle to decrypt low-density parity-check (LDPC) codes. Thus, we proposed an algorithm based on group shuffling propagation where the probability of occurrence takes exponential form exponential factor appearance probability belief propagation-group shuffled belief propagation (EFAP-GSBP). This algorithm is used for wireless communication applications by providing improved decryption performance with low latency. To demonstrate the effectiveness of our suggested technique EFAP-GSBP, we ran numerous simulations that demonstrated that our algorithm is superior to the traditional BP/GSBP algorithm for decrypting LPDC codes in both regular and non-regular forms