Article Per Year (5 Year)
p-Index From 2021 - 2026
0.92
P-Index
This Author published in this journals
All Journal International Journal of Electrical and Computer Engineering International Journal of Power Electronics and Drive Systems (IJPEDS)
Radouane, Abdelhadi
Unknown Affiliation
Computer Science & IT Control & Systems Engineering Electrical & Electronics Engineering

Published : 5 Documents Claim Missing Document
Claim Missing Document
Check
Articles

Found 5 Documents
Search

 1 
Maximum power point tracking and space vector modulation control of quasi-z-source inverter for grid-connected photovoltaic systems Jaoide, Essaid; El Aamri, Faicel; Outazkrit, Mbarek; Radouane, Abdelhadi; Mouhsen, Azeddine
International Journal of Electrical and Computer Engineering (IJECE) Vol 14, No 2: April 2024
Publisher : Institute of Advanced Engineering and Science

Show Abstract | Download Original | Original Source | Check in Google Scholar | DOI: 10.11591/ijece.v14i2.pp1424-1436

Abstract

The quasi-Z-source inverter (qZSI) become one of the most promising power electronic converters for photovoltaic (PV) applications, due to its capability to perform a buck-boost conversion of the input voltage in a single stage. The control strategy based maximum power point tracking (MPPT) and proportional integral (PI) controller are well known in grid-connected with traditional configuration but not in qZSI. This paper presents a control strategy for qZSI grid-connected based on the MPPT algorithm and the linear control by PI controllers. This is complemented by the capability to efficiently transfer the harvested power to the grid, ensuring a unity power factor. The proposed control strategy effectively separates the control mechanisms for the direct current (DC) and alternating current (AC) sides by utilizing the two control variables, the shoot-through duty ratio and the modulation index. An adapted space vector modulation technique is then utilized to generate the switching pulse width modulation (PWM) signals, using these two control variables as inputs. The proposed approach was tested and validated under MATLAB/Simulink and PLECS software.
Circulating current suppression and natural voltage balancing using phase-shifted modulation for modular multilevel converter Outazkrit, Mbarek; EL Aamri, Faicel; Jaoide, Essaid; Radouane, Abdelhadi; Mouhsen, Azeddine
International Journal of Electrical and Computer Engineering (IJECE) Vol 14, No 1: February 2024
Publisher : Institute of Advanced Engineering and Science

Show Abstract | Download Original | Original Source | Check in Google Scholar | DOI: 10.11591/ijece.v14i1.pp44-56

Abstract

The challenge of achieving a balanced capacitor voltage is one of the factors affecting the efficient operation of modular multilevel converters (MMC). This paper investigates this challenge through a proposed method that utilizes a high carrier frequency phase-shifted pulse width modulation (PS-PWM) scheme. This method aims to achieve natural balancing without the need for any additional control mechanisms. Moreover, the number of output voltage levels is affected by the phase shift between the carriers of the upper and lower arms. When there is no phase shift, N+1 discrete levels are achieved, but when there is a phase shift, the number of discrete levels increases to 2N+1. The proportional-resonant (PR) controller and moving average filter (MAF) are employed to decrease the capacitor voltage ripples by suppressing the fourth and second harmonics in the circulating currents. The MMC inverter structure is modeled and simulated in the PLECS and MATLAB/Simulink environments to evaluate the impact of this control scheme on the converter’s performance.
DSP implementation and discretization of phase locked loop methods in presence of grid imperfections En-Naoui, Ilias; Radouane, Abdelhadi; Mouhsen, Azeddine; Jarmouni, Ezzitouni; Ennajih, Elmehdi
International Journal of Power Electronics and Drive Systems (IJPEDS) Vol 15, No 3: September 2024
Publisher : Institute of Advanced Engineering and Science

Show Abstract | Download Original | Original Source | Check in Google Scholar | DOI: 10.11591/ijpeds.v15.i3.pp1490-1498

Abstract

The fluctuation of grid variables affects the performance of the phase-locked loop, considerably reducing the efficiency of grid energy injection or compensation currents generation during active filtering. The phase locked loop is the main tool for grid synchronization, offering continuous, real-time extraction of grid variables. As these techniques are implemented on digital computers, their discretization and analysis of resource requirements is an important step. This work represents a discretization and implementation on a digital signal processing (DSP) board of two distinct phase-locked loop (PLL) techniques as well as a comparative study of the latter. Our study covers various aspects, including the discretization of the PLLs to be studied, an assessment of the hardware resources required, their implementation on a DSP board, and their effectiveness in quickly identifying grid variables in the presence of imbalance and harmonics, which represent the most frequent grid imperfections.
Particle swarm optimization tuned controllers for capacitor voltage balancing and harmonic suppression in modular multilevel converters Outazkrit, Mbarek; aamri, Faicel El; Jaoide, Essaid; Radouane, Abdelhadi; Mouhsen, Azeddine
International Journal of Electrical and Computer Engineering (IJECE) Vol 15, No 3: June 2025
Publisher : Institute of Advanced Engineering and Science

Show Abstract | Download Original | Original Source | Check in Google Scholar | DOI: 10.11591/ijece.v15i3.pp2616-2630

Abstract

The modular multilevel converter (MMC) has become a highly attractive power converter topology for various applications due to its modularity and scalability. However, it faces significant challenges, such as capacitor voltage balancing and circulating current, which can lead to instability and high-power losses. While the sorting algorithm is commonly used to balance capacitor voltages, this paper uses an individual balancing control method as an alternative. Additionally, a proportional resonant controller is employed to suppress the second and fourth harmonics in the circulating current. This paper presents a method for tuning the parameters of both the circulating current controller and the individual balancing control using the particle swarm optimization (PSO) algorithm, which represents the main contribution of this work. The MMC system, connected to a grid with a low number of submodules, is modeled and evaluated using the PLECS and MATLAB/Simulink environments. The results demonstrate the effectiveness of the proposed PSO-based tuning method in improving the performance and stability of the MMC.
Design and DSP-based validation of a cascaded DSOGI-PLL for mitigating grid disturbances En-Naoui, Ilias; Radouane, Abdelhadi; Mouhsen, Azeddine; Yantour, Hamid
International Journal of Power Electronics and Drive Systems (IJPEDS) Vol 16, No 4: December 2025
Publisher : Institute of Advanced Engineering and Science

Show Abstract | Download Original | Original Source | Check in Google Scholar | DOI: 10.11591/ijpeds.v16.i4.pp2605-2614

Abstract

Ensuring a smooth power injection into an electric grid in the presence of imperfections, such as phase disturbances, voltage imbalance, frequency variations, harmonics, and DC offsets, requires fast and robust phase-locked loop (PLL) techniques. Among these, the double second-order generalized integrator (DSOGI)-based PLL is widely used due to its strong performance in challenging grid conditions. However, conventional DSOGI-PLL has limitations in handling DC offsets and harmonic disturbances. To address these challenges, this paper introduces the design of a cascaded DSOGI-PLL that enhances attenuation of DC components and low-order harmonics while maintaining computational simplicity for DSP-based implementation. Experimental validation on a TMS320F28379D DSP platform demonstrates that the proposed scheme achieves synchronization settling within 48 ms even under severely polluted grid conditions, while reducing output unit-vector THD to 0.5% when the input voltage contains 22% THD. These results confirm the cascaded DSOGI-PLL as a significant improvement over conventional PLLs.
Co-Authors aamri, Faicel El El Aamri, Faicel En-Naoui, Ilias Ennajih, Elmehdi Jaoide, Essaid Jarmouni, Ezzitouni Mouhsen, Azeddine Outazkrit, Mbarek Yantour, Hamid