International Journal of Electrical and Computer Engineering
International Journal of Electrical and Computer Engineering (IJECE, ISSN: 2088-8708, a SCOPUS indexed Journal, SNIP: 1.001; SJR: 0.296; CiteScore: 0.99; SJR & CiteScore Q2 on both of the Electrical & Electronics Engineering, and Computer Science) is the official publication of the Institute of Advanced Engineering and Science (IAES). The journal is open to submission from scholars and experts in the wide areas of electrical, electronics, instrumentation, control, telecommunication and computer engineering from the global world.
Articles
6,301 Documents
Study on the Effect of the Ambient Temperature toward the Quality of Sleep
Wira Hidayat bin Mohd Saad;
Khoo Chin Wuen;
Masrullizam bin Mat Ibrahim;
Nor Hashimah Binti Mohd Saad;
Syafeeza Binti Ahmad Radz;
Ahmad Sayuthi bin Mohamad Shokri;
Mohd Safirin bin Karis
International Journal of Electrical and Computer Engineering (IJECE) Vol 7, No 6: December 2017
Publisher : Institute of Advanced Engineering and Science
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
Full PDF (686.31 KB)
|
DOI: 10.11591/ijece.v7i6.pp2986-2992
Getting enough sleep at the right times can help in improving quality of life and protect mental and physical health. This study proposes a portable sleep monitoring device to determine the relationship between the ambient temperature and quality of sleep. Body condition parameter such as heart rate, body temperature and body movement was used to determine quality of sleep. All readings will be log into database so that users can review back and hence analyze quality of sleep. The functionality of the overall system is designed for a better experience with a very minimal intervention to the user. The simple test on the body condition (body temperature and heart rate) while asleep with several different ambient temperatures are varied and the result shows that someone has a better sleep for the temperature range of 23 to 28 degree Celsius. This can prove by lower body temperature and lower heart rate.
Pipelined vedic multiplier with manifold adder complexity levels
Ansiya Eshack;
S. Krishnakumar
International Journal of Electrical and Computer Engineering (IJECE) Vol 10, No 3: June 2020
Publisher : Institute of Advanced Engineering and Science
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
Full PDF (596.381 KB)
|
DOI: 10.11591/ijece.v10i3.pp2951-2958
Recently, the increased use of portable devices, has driven the research world to design systems with low power-consumption and high throughput. Vedic multiplier provides least delay even in complex multiplications when compared to other conventional multipliers. In this paper, a 64-bit multiplier is created using the Urdhava Tiryakbhyam sutra in Vedic mathematics. The design of this 64-bit multiplier is implemented in five different ways with the pipelining concept applied at different stages of adder complexities. The different architectures show different delay and power consumption. It is noticed that as complexity of adders in the multipliers reduce, the systems show improved speed and least hardware utilization. The architecture designed using 2 x 2 – bit pipelined Vedic multiplier is, then, compared with existing Vedic multipliers and conventional multipliers and shows least delay.
A Flow-based Distributed Intrusion Detection System Using Mobile Agents
Zahra Hakimi;
Karim Faez;
Morteza Barati
International Journal of Electrical and Computer Engineering (IJECE) Vol 3, No 6: December 2013
Publisher : Institute of Advanced Engineering and Science
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
Full PDF (460.167 KB)
In recent decade, computer networks have grown in popularity. So, network security measures become highly critical to protect networks against different kind of cyber attacks. One of the security measures is using intrusion detection system (IDS). An IDS aims to detect behaviors that compromise network integrity, availability and confidentiality, by continuously capturing and analyzing events occurring in the network. A challenging problem for current IDSs is that their performance decreases in today’s high speed and large scale networks. A centralize IDS cannot process such high volume of data and there is a high possibility that it discards some attacks. In this paper we propose a flow-based distributed IDS using mobile agents (MA), which performs both data capturing and data analyzing in a distributed fashion. Our distributed IDS provides a framework for deployment of a scalable and high performance IDS, which by using a grouping mechanism and help of mobile agents, effective collaboration can be established between all network members. We simulated our method in NS2. Then we compared our proposed system with a general network-based IDS and a distributed IDS. Experimental results showed its superiority using several metrics of network load, detection rate and flow loss rate.DOI:http://dx.doi.org/10.11591/ijece.v3i6.3936
A New Hybrid Robust Fault Detection of Switching Systems by Combination of Observer and Bond Graph Method
Mohammad Ghasem Kazemi;
Mohsen Montazeri
International Journal of Electrical and Computer Engineering (IJECE) Vol 8, No 4: August 2018
Publisher : Institute of Advanced Engineering and Science
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
Full PDF (1768.943 KB)
|
DOI: 10.11591/ijece.v8i4.pp2157-2171
In this paper, the problem of robust Fault Detection (FD) for continuous time switched system is tackled using a hybrid approach by combination of a switching observer and Bond Graph (BG) method. The main criteria of an FD system including the fault sensitivity and disturbance attenuation level in the presence of parametric uncertainties are considered in the proposed FD system. In the first stage, an optimal switching observer based on state space representation of the BG model is designed in which simultaneous fault sensitivity and disturbance attenuation level are satisfied using H????=H1 index. In the second stage, the Global Analytical Redundancy Relations (GARRs) of the switching system are derived based on the output estimation error of the observer, which is called Error-based Global Analytical Redundancy Relations (EGARRs). The parametric uncertainties are included in the EGARRs, which define the adaptive thresholds on the residuals. A constant term due to the effect of disturbance is also considered in the thresholds. In fact, a two-stage FD system is proposed wherein some criteria may be considered in each stage. The efficiency of the proposed method is shown for a two-tank system.
An SoC Architecture for Real-Time Noise Cancellation System Using Variable Speech PDF Method
Trio Adiono;
Aditya F. Ardyanto;
Nur Ahmadi;
Idham Hafizh;
Septian G. P. Putra
International Journal of Electrical and Computer Engineering (IJECE) Vol 5, No 6: December 2015
Publisher : Institute of Advanced Engineering and Science
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
Full PDF (572.191 KB)
|
DOI: 10.11591/ijece.v5i6.pp1336-1346
This paper presents the architecture and implementation of system-on-chip (SoC) for realtime noise cancellation system which exploits variable speech probability density function (PDF) and maximum a posteriori (MAP) estimation rule as noise cancelling algorithm. The hardware software co-design approach is employed to achieve real-time performance while considering ease of implementation and design flexibility. The software module utilizes LEON SPARC-v8 and FPU co-prosessor as processing unit. The AMBA based Hanning Filter and FFT/IFFT are utilized as processing accelerator modules to increase system performance. The FFT/IFFT module employs custom Radix-2^2 Single Delay Feedback (R2^2SDF). In order to deliver high data transfer rate between buffer and hardware accelerators, the DMA controller is incorporated. The overall system implementation utilizes 18,500 logic elements and consumes 21.87 kB of memory. The system takes only 0.69 ms latency which is appropriate for real-time application. An FPGA Altera DE2-70 is used for prototyping with both algorithms and the noise cancellation function have been verified.
Recommender system for personalised travel itinerary
Tanuja Choudhary B;
Tulasi B
International Journal of Electrical and Computer Engineering (IJECE) Vol 9, No 5: October 2019
Publisher : Institute of Advanced Engineering and Science
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
Full PDF (534.136 KB)
|
DOI: 10.11591/ijece.v9i5.pp4460-4465
A recommender system is an approach to give an appropriate solu-tion to a particular problem. This helps in recognising the pattern or behaviour of a user to suggest future possible likes of the user. Nowa-days people like to travel during their spare time, it has become a rigid task to decide where to go. This paper represents a customised recommender system to help users in destining their itinerary. A model is designed to suggest the best places to visit in Rome. A questionnaire was prepared to get information about users interest during their travel. The model generates the best five places to visit with respect to the choice picked by the user. The top five places for each category will be displayed to the user and the user was asked to pick a starting point for the itinerary. Then the model generates another set off a filtered list of places to enhance their travel experi-ence. It includes displaying the top 5 restaurants to visit during their travel.
Distance Estimation based on Color-Block: A Simple Big-O Analysis
Budi Rahmani;
Hugo Aprilianto;
Heru Ismanto;
Hamdani Hamdani
International Journal of Electrical and Computer Engineering (IJECE) Vol 7, No 4: August 2017
Publisher : Institute of Advanced Engineering and Science
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
Full PDF (416.468 KB)
|
DOI: 10.11591/ijece.v7i4.pp2169-2175
This paper explains how the process of reading the data object detection results with a certain color. In this case the object is an orange tennis ball. We use a Pixy CMUcam5 connecting to the Arduino Nano with microcontroler ATmega328-based. Then through the USB port, data from Arduino nano re-read and displayed. It’s to ensure weather an orange object is detected or not. By this process it will be exactly known how many blocks object detected, including the X and Y coordinates of the object. Finally, it will be explained the complexity of the algorithms used in the process of reading the results of the detection orange object.
Integrated approach to detect spam in social media networks using hybrid features
Kurapati Subba Reddy;
E. Srinivasa Reddy
International Journal of Electrical and Computer Engineering (IJECE) Vol 9, No 1: February 2019
Publisher : Institute of Advanced Engineering and Science
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
Full PDF (987.923 KB)
|
DOI: 10.11591/ijece.v9i1.pp562-569
Online social networking sites are becoming more popular amongst Internet users. The Internet users spend some amount of time on popular social networking sites like Facebook, Twitter and LinkedIn etc. Online social networks are considered to be much useful tool to the society used by Internet lovers to communicate and transmit information. These social networking platforms are useful to share information, opinions and ideas, make new friends, and create new friend groups. Social networking sites provide large amount of technical information to the users. This large amount of information in social networking sites attracts cyber criminals to misuse these sites information. These users create their own accounts and spread vulnerable information to the genuine users. This information may be advertising some product, send some malicious links etc to disturb the natural users on social sites. Spammer detection is a major problem now days in social networking sites. Previous spam detection techniques use different set of features to classify spam and non spam users. In this paper we proposed a hybrid approach which uses content based and user based features for identification of spam on Twitter network. In this hybrid approach we used decision tree induction algorithm and Bayesian network algorithm to construct a classification model. We have analysed the proposed technique on twitter dataset. Our analysis shows that our proposed methodology is better than some other existing techniques.
Development of DC voltage control from wind turbines using proportions and integrals for three-phase grid-connected inverters
Arckarakit Chaithanakulwat
International Journal of Electrical and Computer Engineering (IJECE) Vol 10, No 2: April 2020
Publisher : Institute of Advanced Engineering and Science
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
Full PDF (1124.196 KB)
|
DOI: 10.11591/ijece.v10i2.pp1701-1711
This research article presents the method to control the DC voltage of the boost converter by using a proportional-integral (PI) controller. With AC voltage from a wind turbine generator, converting to DC voltage level by rectifier, this DC voltage controlled by PI controller is to control boost converter that sends DC links to the inverter which converting alternating current voltage to direct current voltage through three-phase load and to the grid-connected system. For switching the IGBTs in the inverter, the PWM signal, on the hysteresis current control, is controlled by the signal from the detected reference voltage based on the grid-connected system and the voltage from a wind turbine generator. The tests made the comparison of results from the simulation with the MATLAB/Simulink program and result from the hardware on the prototype. The power quality results, such as harmonic, power factor, are in acceptable ranges.
Design of Multiplier for Medical Image Compression Using Urdhava Tiryakbhyam Sutra
Suma Suma;
V. Sridhar
International Journal of Electrical and Computer Engineering (IJECE) Vol 6, No 3: June 2016
Publisher : Institute of Advanced Engineering and Science
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
Full PDF (614.895 KB)
|
DOI: 10.11591/ijece.v6i3.pp1140-1151
Compressing the medical images is one of the challenging areas in healthcare industry which calls for an effective design of the compression algorithms. The conventional compression algorithms used on medical images doesn’t offer enhanced computational capabilities with respect to faster processing speed and is more dependent on hardware resources. The present paper has identified the potential usage of Vedic mathematics in the form of Urdhava Tiryakbhyam sutra, which can be used for designing an efficient multiplier that can be used for enhancing the capabilities of the existing processor to generate enhance compression experience. The design of the proposed system is discussed with respect to 5 significant algorithms and the outcome of the proposed study was testified with heterogeneous samples of medical image to find that proposed system offers approximately 57% of the reduction in size without any significant loss of data.