International Journal of Reconfigurable and Embedded Systems (IJRES)
The centre of gravity of the computer industry is now moving from personal computing into embedded computing with the advent of VLSI system level integration and reconfigurable core in system-on-chip (SoC). Reconfigurable and Embedded systems are increasingly becoming a key technological component of all kinds of complex technical systems, ranging from audio-video-equipment, telephones, vehicles, toys, aircraft, medical diagnostics, pacemakers, climate control systems, manufacturing systems, intelligent power systems, security systems, to weapons etc. The aim of IJRES is to provide a vehicle for academics, industrial professionals, educators and policy makers working in the field to contribute and disseminate innovative and important new work on reconfigurable and embedded systems. The scope of the IJRES addresses the state of the art of all aspects of reconfigurable and embedded computing systems with emphasis on algorithms, circuits, systems, models, compilers, architectures, tools, design methodologies, test and applications.
Articles
30 Documents
Search results for
, issue
"Vol 14, No 1: March 2025"
:
30 Documents
clear
<![CDATA[Algorithm-driven development of a simulation tool for industrial manipulator stability analysis ]]>
<![CDATA[Mustary, Shabnom]]>;
<![CDATA[Kashem, Mohammod Abul]]>;
<![CDATA[Chowdhury, Mohammad Asaduzzaman]]>;
<![CDATA[Uddin, Jia]]>
<![CDATA[ International Journal of Reconfigurable and Embedded Systems (IJRES) Vol 14, No 1: March 2025 ]]>
Publisher : <![CDATA[Institute of Advanced Engineering and Science ]]>
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/ijres.v14.i1.pp69-78
<![CDATA[Industrial manipulators are essential to many manufacturing processes because they increase efficiency and productivity dramatically. However, maintaining operational safety and averting potential risks in industrial environments requires that these manipulators be stable. The development and implementation of an entirely algorithm-driven novel simulation tool intended to assess industrial manipulators’ stability in-depth are presented in this research. The suggested tool combines sophisticated mathematical models with the material properties of the manipulator, such as deflection, stiffness, and damping. To analyses the dynamic behaviour of manipulators under various operating situations, a hypothetical simulation technique to assess the stability of robot manipulators combined with material properties is taken into consideration. The simulation tool offers vital insights into the stability characteristics of manipulators, allowing engineers and designers to enhance their performance and guarantee operational safety. The simulation tool’s usefulness is showcased through case studies and comparative evaluations, emphasizing its capacity to improve the design and implementation of industrial manipulators in practical situations. In summary, this research enhances the field of industrial automation by offering a strong framework for assessing and upgrading the stability of manipulator systems. This, in turn, improves productivity and safety in industrial settings.]]>
<![CDATA[Performance analysis of parallel prefix adders developed with field programmable gate array technology ]]>
<![CDATA[Mahammad, Masood Ahmad]]>;
<![CDATA[Uppala, Appala Raju]]>;
<![CDATA[Prasad, Suggala Ram]]>;
<![CDATA[Marouthu, Anusha]]>
<![CDATA[ International Journal of Reconfigurable and Embedded Systems (IJRES) Vol 14, No 1: March 2025 ]]>
Publisher : <![CDATA[Institute of Advanced Engineering and Science ]]>
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/ijres.v14.i1.pp109-116
<![CDATA[In many digital systems like high-performance computing and digital signal processing, parallel prefix adders are vital. Field programmable gate array (FPGA) technology is a well-known platform for developing parallel prefix adders. FPGA performance depends on bit size of the adder, the adder structure chosen, and the implementation specifications. An examination of the performance and area of parallel prefix adders developed using FPGA technology is presented in this research work. We look into how different design factors, such as the adder structure and the number of input bits, affect the performance and area of parallel prefix adders. The different adders used are Sklansky, Kogge-Stone, Brent-Kung, Han-Carlson, and Ladner-Fisher adders. These adders are implemented using Verilog hardware description language (Verilog HDL) on FPGA boards. The performance is significantly influenced by choice of adder structure and design factors optimized for area or performance. The suggestions for choosing the best adder structure and design factors for the best performance or optimized area are obtained from the synthesis results. Ladner-Fisher adders is best parallel prefix adder with respect area and performance compared with the Sklansky, Kogge-Stone, Brent-Kung and Han-Carlson. Our synthesis can be used as a guide for designers looking to construct specific hardware on FPGA.]]>
<![CDATA[Design of flood warning prototype using ESP32 module-based ultrasonic sensors ]]>
<![CDATA[Hasibuan, Arnawan]]>;
<![CDATA[Zahiri, Muhtadi]]>;
<![CDATA[Jannah, Misbahul]]>;
<![CDATA[Roid, Fahrian]]>;
<![CDATA[Almunadiansyah, Rizky]]>;
<![CDATA[Abta, Armen]]>;
<![CDATA[Nrartha, I Made Ari]]>
<![CDATA[ International Journal of Reconfigurable and Embedded Systems (IJRES) Vol 14, No 1: March 2025 ]]>
Publisher : <![CDATA[Institute of Advanced Engineering and Science ]]>
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/ijres.v14.i1.pp126-135
<![CDATA[Natural disasters such as floods can cause many losses to humans, such as material losses, trauma for the victims, and loss of life. Floods that occur can be caused by various factors such as human activity itself which results in changes in natural spatial planning, so the arrival of floods is also difficult to detect with certainty. Based on this, it is necessary to develop a technological innovation that helps provide a warning of the arrival of a natural disaster. The ESP32 microcontroller is one of the technologies that can be used to create an early warning system for the arrival of floods. The design and manufacture of this technology certainly involves modeling, algorithm planning, assembly of the components of the tools used, including wiring and mechanics as needed. This tool uses an internet of things (IoT) system with the help of an ESP32 microcontroller that supports integration via Wi-Fi and Bluetooth so that it can be connected to a smartphone device as a notification receiver in real time and accurately by notifying the water level which will be an indicator of potential flooding, so that people are more alert in the face of flooding to prevent and minimize the losses that will be experienced.]]>
<![CDATA[Low-noise amplifier with pre-distortion architecture for ultra-wide band application in radio frequency ]]>
<![CDATA[Siddanna, Pradeep Kumar]]>;
<![CDATA[Divakarachari, Parameshachari Bidare]]>
<![CDATA[ International Journal of Reconfigurable and Embedded Systems (IJRES) Vol 14, No 1: March 2025 ]]>
Publisher : <![CDATA[Institute of Advanced Engineering and Science ]]>
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/ijres.v14.i1.pp208-220
<![CDATA[Ultra-wide band (UWB) is a wireless technology deployed for transmitting data at high rates over short distances. Similar to Wi-Fi and Bluetooth, UWB is a radio frequency (RF) technology that operates via radio waves. To remove minor noise and glitches, low noise amplifier (LNA) is required because it amplifies weak signals without significantly adding noise. However, UWB has multiple frequencies that require coefficient change due to frequency variations. When low-pass filter (LPF) is employed to solve this, updates are necessary to manage delay and power because the LPF feedback is connected to LNA to increase delay and power consumption. In this research, LNA with a pre-distortion architecture is proposed to remove minor noises and small glitches. It is processed by using pre-distortion as an active component which reduces delay and power consumption in UWB. The pre-distortion process operates in the subthreshold voltage range by providing a transistor to each frequency as input, inturn effectively reducing the noise. The proposed LNA with pre-distortion architecture is developed on 180-nm complementary metal-oxide semiconductor (CMOS) technology using Cadense ASIC tool. The proposed architecture achieves a noise figure (NF) of 2.16 dB and less power consumption of 43.06×10-6 W when compared to the existing techniques namely, cascade amplifiers, W-band LNA, reflectionless receiver (RX), and broadband RF receiver front-end circuits.]]>
<![CDATA[A study of IoT based real-time monitoring of photovoltaic power plant ]]>
<![CDATA[Ouederni, Ramia]]>;
<![CDATA[Bouaziz, Bechir]]>;
<![CDATA[Bacha, Faouzi]]>
<![CDATA[ International Journal of Reconfigurable and Embedded Systems (IJRES) Vol 14, No 1: March 2025 ]]>
Publisher : <![CDATA[Institute of Advanced Engineering and Science ]]>
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/ijres.v14.i1.pp184-190
<![CDATA[Global electricity demand has increased in the last few years. This need is growing all the time as energy consumption increases using conventional energy, which will soon be phased out. So, we had to look at alternative energies, namely renewable energies. The largest and most efficient of these is solar energy, and to make the most of this energy with the greatest efficiency, the performance of these solar panels needs to be directly monitored. This study presents an independent monitoring system based on the internet of things (IoT) to measure essential factors (terminal voltage, load current, energy consumption, humidity, temperature, and light intensity). These values are realistic and accurate, based on the sensors used to measure the aforementioned factors and then using the Node MCU ESP8266 to transmit the analyzed data to the circuit. The Thingspeak platform was then employed to display, analyze, and store these results in real time.]]>
<![CDATA[Self-attention encoder-decoder with model adaptation for transliteration and translation tasks in regional language ]]>
<![CDATA[Nagaraja, Shanthala]]>;
<![CDATA[Chandappa, Kiran Y.]]>
<![CDATA[ International Journal of Reconfigurable and Embedded Systems (IJRES) Vol 14, No 1: March 2025 ]]>
Publisher : <![CDATA[Institute of Advanced Engineering and Science ]]>
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/ijres.v14.i1.pp243-253
<![CDATA[The recent advancements in natural language processing (NLP) have highlighted the significance of integrating machine transliteration with translation for enhanced language services, particularly in the context of regional languages. This paper introduces a novel neural network architecture that leverages a self-attention mechanism to create an autoencoder without the need for iterative or convolutional processes. The selfattention mechanism operates on projection matrices, feature matrices, and target queries, utilizing the Softmax function for optimization. The introduction of the self-attention encoder-decoder with model adaptation (SAEDM) represents a breakthrough, marking a substantial enhancement in transliteration and translation accuracy over previous methodologies. This innovative approach employs both student and teacher models, with the student model's loss calculated through the probabilities and prediction labels via the negative log entropy function. The proposed architecture is distinctively designed at the character level, incorporating a word-to-word embedding framework, a beam search algorithm for sentence generation, and a binary classifier within the encoder-decoder structure to ensure the uniqueness of the content. The effectiveness of the proposed model is validated through comprehensive evaluations using transliteration and translation datasets in Kannada and Hindi languages, demonstrating its superior performance compared to existing models.]]>
<![CDATA[Development and evaluation of robotic exoskeleton arm for enhanced human load carrying efficiency ]]>
<![CDATA[Mohd Azam, Muhammad Aiman]]>;
<![CDATA[Mohd Annuar, Khalil Azha]]>;
<![CDATA[Mohamad Sapiee, Mohd Razali]]>;
<![CDATA[Debnath, Sanjoy Kumar]]>
<![CDATA[ International Journal of Reconfigurable and Embedded Systems (IJRES) Vol 14, No 1: March 2025 ]]>
Publisher : <![CDATA[Institute of Advanced Engineering and Science ]]>
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/ijres.v14.i1.pp282-290
<![CDATA[In recent years, there has been a significant amount of research dedicated to the development of robotic exoskeleton systems. These technologies have been widely explored for their potential in virtual reality, human power enhancement, robotic rehabilitation, human power assist, and haptic interface applications. This research focuses on creating an exoskeleton arm that can assist individuals in carrying heavy objects. The exoskeleton arm is initially designed using Fusion 360, with the identification and calculation of important components such as the exoskeleton structure, motors serving as joints, an electromyography (EMG) sensor, and an Arduino UNO microcontroller. The research involves various aspects of mechanical design, electronic components, and programming. The effectiveness of the developed exoskeleton arm is then tested through experiments involving several individuals lifting a 2.5 kg and 5.0 kg load. The results of the experiments demonstrate that the force generated by the muscles is reduced when using the exoskeleton arm, compared to using a supporting system. Individuals' performance dropped by 36.06% to 50.44% when using an exoskeleton to lift 2.5 kg. This emphasises its effect on muscle activation and efficiency following physical activity. A 10.14% to 23.25% decline in a 5.0 kg lift shows nuanced impacts, emphasising the need for personalised modifications.]]>
<![CDATA[Design of medium grain integrated clock gater for low power clock network ]]>
<![CDATA[Nagaraja, Shylashree]]>;
<![CDATA[Sathisha, Abhinav]]>;
<![CDATA[Shivaraj, Mamatha Aruvanalli]]>;
<![CDATA[Nanjundappa, Latha Bavikatte]]>;
<![CDATA[Pandeshwara, Prakash Tunga]]>
<![CDATA[ International Journal of Reconfigurable and Embedded Systems (IJRES) Vol 14, No 1: March 2025 ]]>
Publisher : <![CDATA[Institute of Advanced Engineering and Science ]]>
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/ijres.v14.i1.pp117-125
<![CDATA[The very large scale integration (VLSI) applications were mainly dependent on area, reliability, and cost rather than power. The power-increasing demand was mainly due to the latest growth of electronic products such as portable mobile phones, laptops, and other devices that needs high speed and low power consumption. The power analysis provides insights on the switching activity of various sequential logic and thus would help early power optimization approaches to be incorporated in the design flow. The medium grain integrated clock gater insertion will help with synthesis flows for other low-power techniques to be applied. The power analysis is performed with a physically driven synthesis network for both leakage and dynamic. The power analysis revealed that medium grain clock gaters help with finer granularity of the clock gating principle thus improving gating efficiency. The medium grain clock gating techniques help the tool understand the activities of various sinks thus helping in the insertion of fine gaters as well. For a single medium grain clock gater, the power savings obtained were 41.37% and 79.35% without and with fine gater insertion respectively while cloning of the medium gaters resulted in 45.1% and 67.4% power savings without and with fine gater insertion respectively. The fine-grain integrated clock gating insertion incurred a maximum of 14.7% increased gate count.]]>
<![CDATA[TENS device for cervical pain during teleworking controlled remotely by mobile application ]]>
<![CDATA[Yauri, Ricardo]]>;
<![CDATA[Balvin, Juan]]>;
<![CDATA[Lobo, Renzo]]>
<![CDATA[ International Journal of Reconfigurable and Embedded Systems (IJRES) Vol 14, No 1: March 2025 ]]>
Publisher : <![CDATA[Institute of Advanced Engineering and Science ]]>
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/ijres.v14.i1.pp60-68
<![CDATA[Monitoring cervical muscle pain during teleworking, exacerbated by the COVID-19 pandemic and increased remote work, highlights electrotherapy as a crucial physical therapy tool to mitigate muscle pain and promote tissue recovery, addressing ergonomic and occupational health problems that affect the well-being of remote workers. The research proposes to design a transcutaneous electrical nerve stimulation (TENS) device to monitor cervical muscle pain during teleworking, addressing the urgent need for technological solutions to mitigate this problem and improve the quality of life of teleworkers through data acquisition and processing, hardware development, implementation device monitoring, and evaluation software. For this, a TENS device was designed with a graphical interface to treat muscle pain in the neck of teachers who do remote work, dividing it into four stages: signal acquisition and generation, Bluetooth communication with an Android device, signal conditioning, and amplification and protection, following a development scheme that includes circuit design in Proteus and the creation of a mobile application in App Inventor. In conclusion, it was obtained that the power supplies have an average error of less than 1%, indicating good general performance and confirming the consistency and optimal performance of the proposed therapies.]]>
<![CDATA[Waste incinerator monitoring system based on remote communication with android interface ]]>
<![CDATA[Sarosa, Moechammad]]>;
<![CDATA[Wirayoga, Septriandi]]>;
<![CDATA[Putri, Ratna Ika]]>;
<![CDATA[Adhisuwignjo, Supriatna]]>
<![CDATA[ International Journal of Reconfigurable and Embedded Systems (IJRES) Vol 14, No 1: March 2025 ]]>
Publisher : <![CDATA[Institute of Advanced Engineering and Science ]]>
Show Abstract
|
Download Original
|
Original Source
|
Check in Google Scholar
|
DOI: 10.11591/ijres.v14.i1.pp136-144
<![CDATA[Raya Ngijo Housing, one of the areas in Karangploso in Malang District has a temporary waste management team that organises the collection of waste from residents and sends it to the landfill. The process of collecting waste from residents is usually at the temporary disposal site (TPS) in the form of moving waste from residential cleaning vehicles and accommodated at the TPS until collection by the Malang District environmental service container for disposal to the transferred to landfills (TPA). Problems often occur when the container collection process is delayed for various reasons, so that the amount of rubbish in the TPS is excessive. One of the solutions made by the cleaning team is to burn excess waste and can be burned using a furnace. However, the combustion carried out cannot be ensured perfect combustion which is feared by the environmental service. Therefore, a remote communication-based furnace monitoring system and android application were made to ensure the perfection of the combustion process so that it could be monitored by the cleaning team. Parts per million (PPM) carbon dioxide (CO2) levels of combustion smoke and combustion temperature are also monitored and controlled in accordance with the safe standards set by the environmental agency.]]>
