Claim Missing Document
Check
Articles

Found 33 Documents
Search

Konseptualisasi Awal Framework Literasi Etis KAA untuk Siswa SD: Analisis Perspektif Guru dan Orang Tua di SDN 023 Palembang Adelin, Adelin; Hartati, Eka; Everhard Riwurohi , Jan
JUPITER (Jurnal Penelitian Ilmu dan Teknologi Komputer) Vol 17 No 2 (2025): Jurnal Penelitian Ilmu dan Teknologi Komputer (JUPITER)
Publisher : Teknik Komputer Politeknik Negeri Sriwijaya

Show Abstract | Download Original | Original Source | Check in Google Scholar

Abstract

The rapid development of Coding and Artificial Intelligence (AI) technology has brought new challenges to the world of education, especially related to the importance of instilling ethical literacy from an early age. This study aims to develop an initial framework for AI ethical literacy that is appropriate for elementary school students by analyzing the perspectives of teachers and parents at SDN 023 Palembang. Through an exploratory qualitative approach, this study collected data from in-depth interviews with 5 teachers (3 class teachers and 2 curriculum developers) and 10 parents/guardians of students, as well as a literature study of previous research related to ethical literacy in the use of AI. The research findings reveal several key needs, including: (1) integration of digital ethics materials into the existing curriculum, (2) practical and contextual teacher training, (3) creative learning methods based on stories and games, and (4) active involvement of parents in the learning process. Based on these findings, this study produces a draft framework of 4 pillars that cover aspects of curriculum, teacher training, teaching methods, and collaboration with parents. Although still hypothetical and requiring further validation testing, this framework provides an important foundation for the development of ethical KAA education at the elementary level. The implications of this study are not only relevant for the development of school policies, but also provide theoretical contributions to the discussion on digital literacy for early childhood.   Keywords: framework, artificial intelligence, coding, ethical literacy, elementary education.
Etika Digital dan Teknologi Kunci Kewirausahaan dalam Industri 4.0 Sriyeni, Yesi; Effendi, Hendra; Veronica, Maria; Everhard, Jan
JUPITER (Jurnal Penelitian Ilmu dan Teknologi Komputer) Vol 17 No 2 (2025): Jurnal Penelitian Ilmu dan Teknologi Komputer (JUPITER)
Publisher : Teknik Komputer Politeknik Negeri Sriwijaya

Show Abstract | Download Original | Original Source | Check in Google Scholar

Abstract

The Fourth Industrial Revolution has transformed the labor market structure through digitalization, automation, and the integration of technologies such as AI, IoT, and big data. One of the most evident impacts is the emergence of the gig economy—a platform-based work model that offers high flexibility but is often accompanied by income uncertainty, limited job security, and minimal legal protection. These conditions give rise to serious ethical dilemmas, particularly regarding the power imbalance between workers and platform companies. This study aims to analyze the application of digital ethics principles in entrepreneurial practices within the gig economy and to identify the emerging ethical challenges. The method used is a literature review focusing on digital entrepreneurship, gig economy characteristics, and the principles of business ethics and algorithmic ethics. The results indicate that fairness, honesty, responsibility, and transparency are fundamental to ethical entrepreneurship in the digital context. Algorithmic transparency, fair compensation, human-centered management approaches, and strong regulatory interventions are essential to ensure worker well-being and protection. These findings highlight the crucial role of digital ethics as a balancing force in building an inclusive and sustainable platform-based work ecosystem.   Keywords— Digital Ethics, Industry 4.0, Gig Economy, Enterpreneurial Ethics
Performance Analysis of Intel Core i7-10610U and Intel Core i7-1265U CPUs Using Benchmarking Method: Analisis Performa CPU Intel Core i7-10610U dan Intel Core i7-1265U Menggunakan Metode Benchmarking Hastomo, Mursid Dwi; Presdianto, Eko; Riwurohi, Jan Everhard
RADIANT: Journal of Applied, Social, and Education Studies Vol. 6 No. 3 (2025): RADIANT: Journal of Applied, Social, and Education Studies
Publisher : Politeknik Harapan Bangsa Surakarta

Show Abstract | Download Original | Original Source | Check in Google Scholar | DOI: 10.52187/rdt.v6i3.336

Abstract

Since its introduction, technology that utilizes semiconductor chips to perform data processing and computing or commonly known as microprocessors has experienced various advances and improvements in every aspect. Various innovations have been produced by microprocessor manufacturing companies, namely Intel, to adjust the Central Processing Unit (CPU) to its function. Intel periodically recreates microprocessors that have previously been on the market. The purpose of this study is to determine how significant the difference in performance is between one generation and the next. The launch of CPU products with the same type, but from different generations, shows that each CPU launched at different times always has an increase in performance compared to its predecessor. So, what causes this increase in performance? This question will be answered through testing between the Intel Core i7-10610U and Intel Core i7-1265U Passmark software version. 11. 1 and CPU-Z version. 15. 0. The use of several test tools aims to ensure that the benchmarking results are not biased from only one source and provide a comprehensive picture of the performance of each processor. The benchmarking method is the main measuring tool, while performance comparison is the purpose of the analysis. The tests performed include integer math, compression, floating point math, extended instructions/Streaming SIMD Extensions (SSE), encryption, sorting, Frequency, Single-Thread and Multi-Thread. The results of this test show that the Intel Core i7-1265U has superior performance to the Intel Core i7-10610U. This is because the number of cores, threads, and bandwidth owned by the Intel Core i7-1265U is larger and more, namely 12 threads and 54.1 GB/s for bandwidth, while the Intel Core i7-10610U has 8 threads and 45.8 GB/s bandwidth.
Application of Exponential Smoothing Method for Forecasting Spare Parts Inventory at Heavy Equipment Distributor Company Budiarto, Despiyan Dwi; Miftahudin, Miftahudin; Riwurohi, Jan Everhard
Eduvest - Journal of Universal Studies Vol. 4 No. 3 (2024): Journal Eduvest - Journal of Universal Studies
Publisher : Green Publisher Indonesia

Show Abstract | Download Original | Original Source | Check in Google Scholar | DOI: 10.59188/eduvest.v4i3.1079

Abstract

PT. Kobexindo Tractors Tbk holds a significant spare parts inventory to meet their customers' needs. Over the period from 2016 to 2023, the company experienced an average annual loss of Rp. 1,176,438,113, due to the inadequate analysis of spare parts demand, which serves as a reference in the procurement process. To address this issue, this research focuses on developing a model that can generate accurate forecasts for spare parts inventory, particularly Jungheinrich parts, to support appropriate management decisions in the procurement process at the company. The Exponential Smoothing method is chosen for its ability to handle data with fluctuating patterns and trends. This study will compare the Simple Exponential Smoothing, Double Exponential Smoothing, and Triple Exponential Smoothing methods. The data ratio used in this research is 70% for training data and 30% for testing data. The prototype development is conducted using the Python programming language. The research results indicate that the Holts Winter Exponential Smoothing Model with Multiplicative Seasonality and Multiplicative Trend (Triple Exponential) is the best method among others, as follows: 1) Train RSME (7.082307), a low RSME value on training data indicates that this model has a small prediction error rate on the data used for training. 2) Test MAPE (6.343268), a low MAPE value on test data indicates that this model provides fairly accurate predictions in percentage terms of the actual values. 3) Test RSME Values (23.160521), a sufficiently low RSME value on test data indicates that this model also successfully generalizes well on unseen data.
The Role of Cache Memory In Enhancing Microprocessor Performance in PT. Srikandi Sinergi Sakti Hendarin, Hendarin; Riwurohi, Jan Everhard; Arachman, Setyo Arief
Eduvest - Journal of Universal Studies Vol. 4 No. 12 (2024): Journal Eduvest - Journal of Universal Studies
Publisher : Green Publisher Indonesia

Show Abstract | Download Original | Original Source | Check in Google Scholar | DOI: 10.59188/eduvest.v4i12.43139

Abstract

Cache memory in microprocessors has an important role in improving computer system performance by reducing data access time. This research aims to test the hypothesis that increasing the size and level of cache memory can significantly improve microprocessor performance. The research methodology involves a literature study on the concept of cache memory and experimental simulations using computer architecture simulators, such as Gem5, to model scenarios with varying cache sizes and levels. In these simulations, performance parameters such as memory access latency, throughput, and Instructions Per Cycle (IPC) were measured and analyzed. The results show that increasing cache size and level generally contributes towards improving microprocessor performance by reducing data access time. Further statistical analysis supports the hypothesis that there is a positive correlation between cache size and level and system efficiency. These findings provide useful insights in future microprocessor architecture design and memory system optimization.
Smart Strategies in Hardware Provisioning for Ai Solutions in The Cloud Hambali, Yusuf; Riwurohi, Jan Everhard; Akbar, Victor
Eduvest - Journal of Universal Studies Vol. 4 No. 12 (2024): Journal Eduvest - Journal of Universal Studies
Publisher : Green Publisher Indonesia

Show Abstract | Download Original | Original Source | Check in Google Scholar | DOI: 10.59188/eduvest.v4i12.43140

Abstract

Rapid developments in artificial intelligence (AI) have driven the need for more efficient and powerful computing infrastructure, especially in cloud environments. This research explores smart strategies in providing hardware for AI solutions in the cloud, focusing on the latest innovations in AI hardware such as neuromorphic chips, FPGAs, and ASICs. Through a comprehensive analysis of the current literature, performance benchmarks, and implementation case studies, the study identifies several key strategies. Key findings include the effectiveness of hybrid architectures that combine different types of AI hardware, the potential for resource disaggregators and composable architectures to improve flexibility and efficiency, and the importance of specific acceleration for different phases in the AI pipeline. The study also emphasizes the significance of performance optimization and energy efficiency, as well as the integration of security and data privacy features in AI hardware design. Challenges such as standardization, scalability, and complexity management are discussed along with future opportunities in green AI and computing-in-memory. In conclusion, implementing a smart strategy in the provision of AI hardware in the cloud requires a holistic approach that considers workload diversity, architectural flexibility, energy efficiency, and security aspects. This research provides valuable insights for cloud service providers, hardware manufacturers, and AI practitioners in optimizing infrastructure to support AI innovation in the cloud computing era.
Next-Generation CPU Architectures: A Study of the Influence of Nanometer Technology on Computer Performance Sudija, Ija; riwurohi, Jan everhard; Masad, Muhamad Masruin
Eduvest - Journal of Universal Studies Vol. 4 No. 12 (2024): Journal Eduvest - Journal of Universal Studies
Publisher : Green Publisher Indonesia

Show Abstract | Download Original | Original Source | Check in Google Scholar | DOI: 10.59188/eduvest.v4i12.44711

Abstract

Nanometer technology has become one of the most significant innovations in the advancement of modern CPU architecture, enabling substantial improvements in computational performance, energy efficiency, and transistor density. This study examines the impact of 7nm, 5nm, and 3nm technology implementation on CPU performance under various workload scenarios, including multitasking, graphics rendering, and artificial intelligence-based applications. Based on a series of experimental tests, the findings indicate that reducing transistor size directly increases processor speed by up to 30% while reducing power consumption by 20%. However, challenges such as heat dissipation and power leakage become more pronounced with technology below 5nm. Several proposed solutions include the development of more advanced cooling systems and the use of alternative semiconductor materials, such as graphene, to mitigate power leakage. This research provides valuable insights into the future development of CPU architecture and its impact on the technology industry as a whole.
Smart Gardening Berbasis IoT Menggunakan Pengendali Mikro ESP32 Serta Protokol Komunikasi Modbus Yani Prabowo; Tatang Wirawan Wisnuadji; Yan Everhard; Daffa Putra
OKTAL : Jurnal Ilmu Komputer dan Sains Vol 2 No 09 (2023): OKTAL : Jurnal Ilmu Komputer Dan Sains
Publisher : CV. Multi Kreasi Media

Show Abstract | Download Original | Original Source | Check in Google Scholar

Abstract

The internet has now become part of human life both in villages and cities, as long as it is still accessible by cellular communication networks, the internet will be easily accessible, by anyone as long as they have a device, this internet will hereinafter be called the Internet of Things (IoT), this internet in addition to providing Various information can also be used for control systems or control systems. To utilize the Internet, you need a device that has access to the internet network, the ESP32 microcontroller is one of the microcontrollers that can be used to access the internet, with this microcontroller it can also be used as a controller which can receive data from the environment and then process the data according to the embedded program. . It is possible that the microcontroller can be applied in plantations, how to create a minimum system design based on an ESP32 microcontroller with communication capabilities via the internet to be applied in plantations. The method in this research is the design and minimum design of a microcontroller-based system and how to integrate between microcontroller-based IoT devices and how SCADA protocols and technology can be implemented as a reliable system.
Forecasting the Electricity Consumptions of PLN UP3 Cengkareng using Deep Learning Dewi, Novia; Riwurohi, Jan Everhard
Jurnal Sisfokom (Sistem Informasi dan Komputer) Vol. 13 No. 1 (2024): MARET
Publisher : ISB Atma Luhur

Show Abstract | Download Original | Original Source | Check in Google Scholar | DOI: 10.32736/sisfokom.v13i1.1849

Abstract

The consumption of electrical energy for the community every year has increased including the electricity consumption of PLN UP3 Cengkareng customers. Therefore, PLN UP3 Cengkareng must supply electricity to customers in all categories such as Social Category, Household Category, Business Category, Industry Category and Government Category. With customer needs that continue to increase, it is necessary to forecast future electricity needs, so that PLN UP3 Cengkareng can provide the required electrical power. For this reason, it is necessary to predict the electricity demand. This research was conducted to forecast the electricity demand of UP3 Cengkareng by using the Deep Learning Model Long Short-Term Memory (LSTM). The data set used in this study was taken from the PLN UP3 Cengkareng information system, for 10 years, the period from 2012 to 2021. The data used is divided into 2 categories, namely 70% training data and 30% testing data. The results obtained from this prediction are 96,689, with an average neuron value of 32 and an epoch value of 10.
Technical Comparison Between Classical and Quantum Architectures: Quantum Error Challenges and Qubit Stability Bonie Wijaya; Muhammad Fahrizal; Muhrodi; Dhamma Nagara; Yan Everhard
Jurnal Ilmu Komputer Vol 2 No 2 (2024): Jurnal Ilmu Komputer (Edisi Desember 2024)
Publisher : Universitas Pamulang

Show Abstract | Download Original | Original Source | Check in Google Scholar

Abstract

The age of evolving computational technologies, classical architecture (traditional digital computing) and quantum architecture have emerged as two prominent approaches, offering diverse computational solutions. Classical computing bases its operations on transistors and binary logic gates, while quantum computing leverages the principles of quantum mechanics to perform information processing. This article provides a technical comparison between the two architectures, encompassing essential characteristics, algorithms, processing models, problem-solving capabilities, and challenges faced. In particular, this article highlights the key challenges in quantum computing, namely quantum errors and qubit stability, which significantly impact its reliability and practical implementation. The method used in this research is a literature review study, analyzing various reference sources such as journals, articles, and research reports. With the growing influence of quantum computing in specific sectors, this study is expected to provide a clearer view of the potential and limitations of both architectures, as well as the steps needed to overcome these challenges. The main conclusion of this study is that quantum computing has the potential to revolutionize certain fields, but still faces challenges in terms of stability and error correction.